1 /* 2 * Copyright (c) 2013 Google, Inc 3 * 4 * SPDX-License-Identifier: GPL-2.0+ 5 */ 6 7 #include <common.h> 8 #include <clk.h> 9 #include <dm.h> 10 #include <dt-structs.h> 11 #include <dwmmc.h> 12 #include <errno.h> 13 #include <mapmem.h> 14 #include <pwrseq.h> 15 #include <syscon.h> 16 #include <asm/gpio.h> 17 #include <asm/arch/clock.h> 18 #include <asm/arch/periph.h> 19 #include <linux/err.h> 20 21 DECLARE_GLOBAL_DATA_PTR; 22 23 struct rockchip_mmc_plat { 24 #if CONFIG_IS_ENABLED(OF_PLATDATA) 25 struct dtd_rockchip_rk3288_dw_mshc dtplat; 26 #endif 27 struct mmc_config cfg; 28 struct mmc mmc; 29 }; 30 31 struct rockchip_dwmmc_priv { 32 struct clk clk; 33 struct dwmci_host host; 34 int fifo_depth; 35 bool fifo_mode; 36 u32 minmax[2]; 37 }; 38 39 static uint rockchip_dwmmc_get_mmc_clk(struct dwmci_host *host, uint freq) 40 { 41 struct udevice *dev = host->priv; 42 struct rockchip_dwmmc_priv *priv = dev_get_priv(dev); 43 int ret; 44 45 ret = clk_set_rate(&priv->clk, freq); 46 if (ret < 0) { 47 printf("%s: err=%d\n", __func__, ret); 48 return ret; 49 } 50 51 return freq; 52 } 53 54 static int rockchip_dwmmc_ofdata_to_platdata(struct udevice *dev) 55 { 56 #if !CONFIG_IS_ENABLED(OF_PLATDATA) 57 struct rockchip_dwmmc_priv *priv = dev_get_priv(dev); 58 struct dwmci_host *host = &priv->host; 59 60 host->name = dev->name; 61 host->ioaddr = (void *)devfdt_get_addr(dev); 62 host->buswidth = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev), 63 "bus-width", 4); 64 host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk; 65 host->priv = dev; 66 67 /* use non-removeable as sdcard and emmc as judgement */ 68 if (fdtdec_get_bool(gd->fdt_blob, dev_of_offset(dev), "non-removable")) 69 host->dev_index = 0; 70 else 71 host->dev_index = 1; 72 73 priv->fifo_depth = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev), 74 "fifo-depth", 0); 75 if (priv->fifo_depth < 0) 76 return -EINVAL; 77 priv->fifo_mode = fdtdec_get_bool(gd->fdt_blob, dev_of_offset(dev), 78 "fifo-mode"); 79 80 /* 81 * 'clock-freq-min-max' is deprecated 82 * (see https://github.com/torvalds/linux/commit/b023030f10573de738bbe8df63d43acab64c9f7b) 83 */ 84 if (fdtdec_get_int_array(gd->fdt_blob, dev_of_offset(dev), 85 "clock-freq-min-max", priv->minmax, 2)) { 86 int val = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev), 87 "max-frequency", -EINVAL); 88 89 if (val < 0) 90 return val; 91 92 priv->minmax[0] = 400000; /* 400 kHz */ 93 priv->minmax[1] = val; 94 } else { 95 debug("%s: 'clock-freq-min-max' property was deprecated.\n", 96 __func__); 97 } 98 #endif 99 return 0; 100 } 101 102 static int rockchip_dwmmc_probe(struct udevice *dev) 103 { 104 struct rockchip_mmc_plat *plat = dev_get_platdata(dev); 105 struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev); 106 struct rockchip_dwmmc_priv *priv = dev_get_priv(dev); 107 struct dwmci_host *host = &priv->host; 108 struct udevice *pwr_dev __maybe_unused; 109 int ret; 110 111 #if CONFIG_IS_ENABLED(OF_PLATDATA) 112 struct dtd_rockchip_rk3288_dw_mshc *dtplat = &plat->dtplat; 113 114 host->name = dev->name; 115 host->ioaddr = map_sysmem(dtplat->reg[0], dtplat->reg[1]); 116 host->buswidth = dtplat->bus_width; 117 host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk; 118 host->priv = dev; 119 host->dev_index = 0; 120 priv->fifo_depth = dtplat->fifo_depth; 121 priv->fifo_mode = 0; 122 memcpy(priv->minmax, dtplat->clock_freq_min_max, sizeof(priv->minmax)); 123 124 ret = clk_get_by_index_platdata(dev, 0, dtplat->clocks, &priv->clk); 125 if (ret < 0) 126 return ret; 127 #else 128 ret = clk_get_by_name(dev, "ciu", &priv->clk); 129 if (ret < 0) 130 return ret; 131 #endif 132 host->fifoth_val = MSIZE(0x2) | 133 RX_WMARK(priv->fifo_depth / 2 - 1) | 134 TX_WMARK(priv->fifo_depth / 2); 135 136 host->fifo_mode = priv->fifo_mode; 137 138 #ifdef CONFIG_PWRSEQ 139 /* Enable power if needed */ 140 ret = uclass_get_device_by_phandle(UCLASS_PWRSEQ, dev, "mmc-pwrseq", 141 &pwr_dev); 142 if (!ret) { 143 ret = pwrseq_set_power(pwr_dev, true); 144 if (ret) 145 return ret; 146 } 147 #endif 148 dwmci_setup_cfg(&plat->cfg, host, priv->minmax[1], priv->minmax[0]); 149 host->mmc = &plat->mmc; 150 host->mmc->priv = &priv->host; 151 host->mmc->dev = dev; 152 upriv->mmc = host->mmc; 153 154 return dwmci_probe(dev); 155 } 156 157 static int rockchip_dwmmc_bind(struct udevice *dev) 158 { 159 struct rockchip_mmc_plat *plat = dev_get_platdata(dev); 160 161 return dwmci_bind(dev, &plat->mmc, &plat->cfg); 162 } 163 164 static const struct udevice_id rockchip_dwmmc_ids[] = { 165 { .compatible = "rockchip,rk3288-dw-mshc" }, 166 { } 167 }; 168 169 U_BOOT_DRIVER(rockchip_dwmmc_drv) = { 170 .name = "rockchip_rk3288_dw_mshc", 171 .id = UCLASS_MMC, 172 .of_match = rockchip_dwmmc_ids, 173 .ofdata_to_platdata = rockchip_dwmmc_ofdata_to_platdata, 174 .ops = &dm_dwmci_ops, 175 .bind = rockchip_dwmmc_bind, 176 .probe = rockchip_dwmmc_probe, 177 .priv_auto_alloc_size = sizeof(struct rockchip_dwmmc_priv), 178 .platdata_auto_alloc_size = sizeof(struct rockchip_mmc_plat), 179 }; 180 181 #ifdef CONFIG_PWRSEQ 182 static int rockchip_dwmmc_pwrseq_set_power(struct udevice *dev, bool enable) 183 { 184 struct gpio_desc reset; 185 int ret; 186 187 ret = gpio_request_by_name(dev, "reset-gpios", 0, &reset, GPIOD_IS_OUT); 188 if (ret) 189 return ret; 190 dm_gpio_set_value(&reset, 1); 191 udelay(1); 192 dm_gpio_set_value(&reset, 0); 193 udelay(200); 194 195 return 0; 196 } 197 198 static const struct pwrseq_ops rockchip_dwmmc_pwrseq_ops = { 199 .set_power = rockchip_dwmmc_pwrseq_set_power, 200 }; 201 202 static const struct udevice_id rockchip_dwmmc_pwrseq_ids[] = { 203 { .compatible = "mmc-pwrseq-emmc" }, 204 { } 205 }; 206 207 U_BOOT_DRIVER(rockchip_dwmmc_pwrseq_drv) = { 208 .name = "mmc_pwrseq_emmc", 209 .id = UCLASS_PWRSEQ, 210 .of_match = rockchip_dwmmc_pwrseq_ids, 211 .ops = &rockchip_dwmmc_pwrseq_ops, 212 }; 213 #endif 214