1*1fdabeddSStefano Babic /* 2*1fdabeddSStefano Babic * Copyright (C) 2011 Stefano Babic <sbabic@denx.de> 3*1fdabeddSStefano Babic * 4*1fdabeddSStefano Babic * Author: Hardy Weng <hardy.weng@technexion.com> 5*1fdabeddSStefano Babic * 6*1fdabeddSStefano Babic * Copyright (C) 2010 TechNexion Ltd. 7*1fdabeddSStefano Babic * 8*1fdabeddSStefano Babic * This program is free software; you can redistribute it and/or modify 9*1fdabeddSStefano Babic * it under the terms of the GNU General Public License as published by 10*1fdabeddSStefano Babic * the Free Software Foundation; either version 2 of the License, or 11*1fdabeddSStefano Babic * (at your option) any later version. 12*1fdabeddSStefano Babic * 13*1fdabeddSStefano Babic * This program is distributed in the hope that it will be useful, 14*1fdabeddSStefano Babic * but WITHOUT ANY WARRANTY; without even the implied warranty of 15*1fdabeddSStefano Babic * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 16*1fdabeddSStefano Babic * GNU General Public License for more details. 17*1fdabeddSStefano Babic * 18*1fdabeddSStefano Babic * You should have received a copy of the GNU General Public License 19*1fdabeddSStefano Babic * along with this program; if not, write to the Free Software 20*1fdabeddSStefano Babic * Foundation, Inc. 21*1fdabeddSStefano Babic */ 22*1fdabeddSStefano Babic 23*1fdabeddSStefano Babic #ifndef _MT_VENTOUX_H_ 24*1fdabeddSStefano Babic #define _MT_VENTOUX_H_ 25*1fdabeddSStefano Babic 26*1fdabeddSStefano Babic const omap3_sysinfo sysinfo = { 27*1fdabeddSStefano Babic DDR_DISCRETE, 28*1fdabeddSStefano Babic "Teejet MT_VENTOUX Board", 29*1fdabeddSStefano Babic "NAND", 30*1fdabeddSStefano Babic }; 31*1fdabeddSStefano Babic 32*1fdabeddSStefano Babic /* FPGA CS1 configuration */ 33*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG1 0x00001200 34*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG2 0x00111a00 35*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG3 0x00010100 36*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG4 0x06041a04 37*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG5 0x0019101a 38*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG6 0x890503c0 39*1fdabeddSStefano Babic #define FPGA_GPMC_CONFIG7 0x00000860 40*1fdabeddSStefano Babic 41*1fdabeddSStefano Babic #define FPGA_BASE_ADDR 0x20000000 42*1fdabeddSStefano Babic 43*1fdabeddSStefano Babic /* 44*1fdabeddSStefano Babic * IEN - Input Enable 45*1fdabeddSStefano Babic * IDIS - Input Disable 46*1fdabeddSStefano Babic * PTD - Pull type Down 47*1fdabeddSStefano Babic * PTU - Pull type Up 48*1fdabeddSStefano Babic * DIS - Pull type selection is inactive 49*1fdabeddSStefano Babic * EN - Pull type selection is active 50*1fdabeddSStefano Babic * M0 - Mode 0 51*1fdabeddSStefano Babic * The commented string gives the final mux configuration for that pin 52*1fdabeddSStefano Babic */ 53*1fdabeddSStefano Babic #define MUX_MT_VENTOUX() \ 54*1fdabeddSStefano Babic /* SDRC */\ 55*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) \ 56*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) \ 57*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) \ 58*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) \ 59*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) \ 60*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) \ 61*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) \ 62*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) \ 63*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) \ 64*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) \ 65*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D10), (IEN | PTD | DIS | M0)) \ 66*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D11), (IEN | PTD | DIS | M0)) \ 67*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D12), (IEN | PTD | DIS | M0)) \ 68*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D13), (IEN | PTD | DIS | M0)) \ 69*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D14), (IEN | PTD | DIS | M0)) \ 70*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D15), (IEN | PTD | DIS | M0)) \ 71*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D16), (IEN | PTD | DIS | M0)) \ 72*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D17), (IEN | PTD | DIS | M0)) \ 73*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D18), (IEN | PTD | DIS | M0)) \ 74*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D19), (IEN | PTD | DIS | M0)) \ 75*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D20), (IEN | PTD | DIS | M0)) \ 76*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D21), (IEN | PTD | DIS | M0)) \ 77*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D22), (IEN | PTD | DIS | M0)) \ 78*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D23), (IEN | PTD | DIS | M0)) \ 79*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D24), (IEN | PTD | DIS | M0)) \ 80*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D25), (IEN | PTD | DIS | M0)) \ 81*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D26), (IEN | PTD | DIS | M0)) \ 82*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D27), (IEN | PTD | DIS | M0)) \ 83*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D28), (IEN | PTD | DIS | M0)) \ 84*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D29), (IEN | PTD | DIS | M0)) \ 85*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D30), (IEN | PTD | DIS | M0)) \ 86*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_D31), (IEN | PTD | DIS | M0)) \ 87*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_CLK), (IEN | PTD | DIS | M0)) \ 88*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS0), (IEN | PTD | DIS | M0)) \ 89*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS1), (IEN | PTD | DIS | M0)) \ 90*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS2), (IEN | PTD | DIS | M0)) \ 91*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS3), (IEN | PTD | DIS | M0)) \ 92*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS0N), (IEN | PTD | EN | M0)) \ 93*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS1N), (IEN | PTD | EN | M0)) \ 94*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS2N), (IEN | PTD | EN | M0)) \ 95*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_DQS3N), (IEN | PTD | EN | M0)) \ 96*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_CKE0), (M0)) \ 97*1fdabeddSStefano Babic MUX_VAL(CP(SDRC_CKE1), (M0)) \ 98*1fdabeddSStefano Babic MUX_VAL(CP(STRBEN_DLY0), (IEN | PTD | EN | M0)) \ 99*1fdabeddSStefano Babic MUX_VAL(CP(STRBEN_DLY1), (IEN | PTD | EN | M0)) \ 100*1fdabeddSStefano Babic /* GPMC */\ 101*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A1), (IDIS | PTU | EN | M0)) \ 102*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A2), (IDIS | PTU | EN | M0)) \ 103*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A3), (IDIS | PTU | EN | M0)) \ 104*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A4), (IDIS | PTU | EN | M0)) \ 105*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A5), (IDIS | PTU | EN | M0)) \ 106*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A6), (IDIS | PTU | EN | M0)) \ 107*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A7), (IDIS | PTU | EN | M0)) \ 108*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A8), (IDIS | PTU | EN | M0)) \ 109*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A9), (IDIS | PTU | EN | M0)) \ 110*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_A10), (IDIS | PTU | EN | M0)) \ 111*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D0), (IEN | PTU | EN | M0)) \ 112*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D1), (IEN | PTU | EN | M0)) \ 113*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D2), (IEN | PTU | EN | M0)) \ 114*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D3), (IEN | PTU | EN | M0)) \ 115*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D4), (IEN | PTU | EN | M0)) \ 116*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D5), (IEN | PTU | EN | M0)) \ 117*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D6), (IEN | PTU | EN | M0)) \ 118*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D7), (IEN | PTU | EN | M0)) \ 119*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D8), (IEN | PTU | EN | M0)) \ 120*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D9), (IEN | PTU | EN | M0)) \ 121*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D10), (IEN | PTU | EN | M0)) \ 122*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D11), (IEN | PTU | EN | M0)) \ 123*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D12), (IEN | PTU | EN | M0)) \ 124*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D13), (IEN | PTU | EN | M0)) \ 125*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D14), (IEN | PTU | EN | M0)) \ 126*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_D15), (IEN | PTU | EN | M0)) \ 127*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS0), (IDIS | PTU | EN | M0)) \ 128*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS1), (IEN | PTU | EN | M0)) \ 129*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS2), (IDIS | PTD | EN | M4))/* GPIO 53 */\ 130*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS3), (IEN | PTU | EN | M4)) /* GPIO 54 */\ 131*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS4), (IEN | PTD | EN | M4)) \ 132*1fdabeddSStefano Babic /* GPIO 55 : NFS */\ 133*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS5), (IDIS | PTU | EN | M4)) \ 134*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS6), (IDIS | PTD | EN | M3)) /*PWM11*/ \ 135*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NCS7), (IDIS | PTD | EN | M4)) /*GPIO_58*/ \ 136*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_CLK), (IDIS | PTU | EN | M0)) \ 137*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NADV_ALE), (IDIS | PTD | DIS | M0)) \ 138*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NOE), (IDIS | PTD | DIS | M0)) \ 139*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NWE), (IDIS | PTD | DIS | M0)) \ 140*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NBE0_CLE), (IDIS | PTU | EN | M0)) \ 141*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NBE1), (IEN | PTU | EN | M0)) \ 142*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_NWP), (IEN | PTD | DIS | M4)) \ 143*1fdabeddSStefano Babic /*GPIO_62: FPGA_RESET */ \ 144*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_WAIT0), (IEN | PTU | EN | M4)) \ 145*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_WAIT1), (IEN | PTU | EN | M4)) \ 146*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | EN | M4)) /*GPIO_64*/ \ 147*1fdabeddSStefano Babic MUX_VAL(CP(GPMC_WAIT3), (IEN | PTU | EN | M4)) \ 148*1fdabeddSStefano Babic /* DSS */\ 149*1fdabeddSStefano Babic MUX_VAL(CP(DSS_PCLK), (IDIS | PTD | DIS | M0)) \ 150*1fdabeddSStefano Babic MUX_VAL(CP(DSS_HSYNC), (IDIS | PTD | DIS | M0)) \ 151*1fdabeddSStefano Babic MUX_VAL(CP(DSS_VSYNC), (IDIS | PTD | DIS | M0)) \ 152*1fdabeddSStefano Babic MUX_VAL(CP(DSS_ACBIAS), (IDIS | PTD | DIS | M0)) \ 153*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA0), (IDIS | PTD | DIS | M0)) \ 154*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA1), (IDIS | PTD | DIS | M0)) \ 155*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA2), (IDIS | PTD | DIS | M0)) \ 156*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA3), (IDIS | PTD | DIS | M0)) \ 157*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA4), (IDIS | PTD | DIS | M0)) \ 158*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA5), (IDIS | PTD | DIS | M0)) \ 159*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA6), (IDIS | PTD | DIS | M0)) \ 160*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA7), (IDIS | PTD | DIS | M0)) \ 161*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA8), (IDIS | PTD | DIS | M0)) \ 162*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA9), (IDIS | PTD | DIS | M0)) \ 163*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA10), (IDIS | PTD | DIS | M0)) \ 164*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA11), (IDIS | PTD | DIS | M0)) \ 165*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA12), (IDIS | PTD | DIS | M0)) \ 166*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA13), (IDIS | PTD | DIS | M0)) \ 167*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA14), (IDIS | PTD | DIS | M0)) \ 168*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA15), (IDIS | PTD | DIS | M0)) \ 169*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA16), (IDIS | PTD | DIS | M0)) \ 170*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA17), (IDIS | PTD | DIS | M0)) \ 171*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA18), (IDIS | PTD | DIS | M0)) \ 172*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA19), (IDIS | PTD | DIS | M0)) \ 173*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA20), (IDIS | PTD | DIS | M0)) \ 174*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA21), (IDIS | PTD | DIS | M0)) \ 175*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA22), (IDIS | PTD | DIS | M0)) \ 176*1fdabeddSStefano Babic MUX_VAL(CP(DSS_DATA23), (IDIS | PTD | DIS | M0)) \ 177*1fdabeddSStefano Babic /* CAMERA */\ 178*1fdabeddSStefano Babic MUX_VAL(CP(CAM_HS), (IEN | PTU | EN | M0)) \ 179*1fdabeddSStefano Babic MUX_VAL(CP(CAM_VS), (IEN | PTU | EN | M0)) \ 180*1fdabeddSStefano Babic MUX_VAL(CP(CAM_XCLKA), (IDIS | PTD | DIS | M0)) \ 181*1fdabeddSStefano Babic MUX_VAL(CP(CAM_PCLK), (IEN | PTU | EN | M0)) \ 182*1fdabeddSStefano Babic MUX_VAL(CP(CAM_FLD), (IDIS | PTD | DIS | M4)) /*GPIO_98*/\ 183*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D0), (IEN | PTD | DIS | M0)) \ 184*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D1), (IEN | PTD | DIS | M0)) \ 185*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D2), (IEN | PTD | DIS | M0)) \ 186*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D3), (IEN | PTD | DIS | M0)) \ 187*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D4), (IEN | PTD | DIS | M0)) \ 188*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D5), (IEN | PTD | DIS | M0)) \ 189*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D6), (IEN | PTD | DIS | M0)) \ 190*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D7), (IEN | PTD | DIS | M0)) \ 191*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D8), (IEN | PTD | DIS | M0)) \ 192*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D9), (IEN | PTD | DIS | M0)) \ 193*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D10), (IEN | PTD | DIS | M0)) \ 194*1fdabeddSStefano Babic MUX_VAL(CP(CAM_D11), (IEN | PTD | DIS | M0)) \ 195*1fdabeddSStefano Babic MUX_VAL(CP(CAM_XCLKB), (IDIS | PTD | DIS | M0)) \ 196*1fdabeddSStefano Babic MUX_VAL(CP(CAM_WEN), (IEN | PTD | DIS | M4)) /*GPIO_167*/\ 197*1fdabeddSStefano Babic MUX_VAL(CP(CAM_STROBE), (IDIS | PTD | DIS | M0)) \ 198*1fdabeddSStefano Babic MUX_VAL(CP(CSI2_DX0), (IEN | PTD | DIS | M0)) \ 199*1fdabeddSStefano Babic MUX_VAL(CP(CSI2_DY0), (IEN | PTD | DIS | M0)) \ 200*1fdabeddSStefano Babic MUX_VAL(CP(CSI2_DX1), (IEN | PTD | DIS | M0)) \ 201*1fdabeddSStefano Babic MUX_VAL(CP(CSI2_DY1), (IEN | PTD | DIS | M0)) \ 202*1fdabeddSStefano Babic /* MMC */\ 203*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_CLK), (IEN | PTU | EN | M0)) \ 204*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_CMD), (IEN | PTU | DIS | M0)) \ 205*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT0), (IEN | PTU | DIS | M0)) \ 206*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT1), (IEN | PTU | DIS | M0)) \ 207*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT2), (IEN | PTU | DIS | M0)) \ 208*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT3), (IEN | PTU | DIS | M0)) \ 209*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT4), (IEN | PTU | EN | M4)) \ 210*1fdabeddSStefano Babic /* GPIO_126: CardDetect */\ 211*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT5), (IEN | PTU | EN | M4)) \ 212*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT6), (IEN | PTU | EN | M4)) \ 213*1fdabeddSStefano Babic MUX_VAL(CP(MMC1_DAT7), (IEN | PTU | EN | M4)) \ 214*1fdabeddSStefano Babic \ 215*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_CLK), (IEN | PTU | EN | M0)) /*MMC2_CLK*/\ 216*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_CMD), (IEN | PTU | DIS | M0)) /*MMC2_CMD*/\ 217*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT0), (IEN | PTU | DIS | M0)) /*MMC2_DAT0*/\ 218*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT1), (IEN | PTU | DIS | M0)) /*MMC2_DAT1*/\ 219*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT2), (IEN | PTU | DIS | M0)) /*MMC2_DAT2*/\ 220*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT3), (IEN | PTU | DIS | M0)) /*MMC2_DAT3*/\ 221*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT4), (IDIS | PTU | EN | M4)) \ 222*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT5), (IDIS | PTU | EN | M4)) \ 223*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT6), (IDIS | PTU | EN | M4)) \ 224*1fdabeddSStefano Babic /* GPIO_138: LCD_ENVD */\ 225*1fdabeddSStefano Babic MUX_VAL(CP(MMC2_DAT7), (IDIS | PTU | EN | M4)) \ 226*1fdabeddSStefano Babic /* GPIO_139: LCD_PON */\ 227*1fdabeddSStefano Babic /* McBSP */\ 228*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP_CLKS), (IEN | PTU | DIS | M0)) \ 229*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_CLKR), (IEN | PTD | DIS | M0)) \ 230*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_FSR), (IDIS | PTU | EN | M0)) \ 231*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_DX), (IDIS | PTD | DIS | M0)) \ 232*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_DR), (IEN | PTD | DIS | M0)) \ 233*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_FSX), (IEN | PTD | DIS | M0)) \ 234*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP1_CLKX), (IEN | PTD | DIS | M0)) \ 235*1fdabeddSStefano Babic \ 236*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP2_FSX), (IEN | PTD | EN | M4)) \ 237*1fdabeddSStefano Babic /* GPIO_116: FPGA_PROG */ \ 238*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP2_CLKX), (IEN | PTD | EN | M4)) \ 239*1fdabeddSStefano Babic /* GPIO_117: FPGA_CCLK */ \ 240*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP2_DR), (IEN | PTD | EN | M4)) \ 241*1fdabeddSStefano Babic /* GPIO_118: FPGA_DIN */ \ 242*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP2_DX), (IEN | PTD | EN | M4)) \ 243*1fdabeddSStefano Babic /* GPIO_119: FPGA_INIT */ \ 244*1fdabeddSStefano Babic \ 245*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP3_DX), (IEN | PTU | EN | M4)) \ 246*1fdabeddSStefano Babic /* GPIO_140: speaker #mute */\ 247*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP3_DR), (IEN | PTU | EN | M4)) \ 248*1fdabeddSStefano Babic /* GPIO_141: Buzz Hi */\ 249*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP3_CLKX), (IEN | PTU | EN | M4)) \ 250*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP3_FSX), (IEN | PTU | EN | M4)) \ 251*1fdabeddSStefano Babic \ 252*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP4_CLKX), (IEN | PTD | DIS | M4)) \ 253*1fdabeddSStefano Babic /*GPIO_152: Ignition Sense */ \ 254*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP4_DR), (IDIS | PTD | DIS | M4)) \ 255*1fdabeddSStefano Babic /*GPIO_153: Power Button Sense */ \ 256*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP4_DX), (IEN | PTU | DIS | M4)) \ 257*1fdabeddSStefano Babic /* GPIO_154: FPGA_DONE */ \ 258*1fdabeddSStefano Babic MUX_VAL(CP(MCBSP4_FSX), (IEN | PTD | DIS | M4)) \ 259*1fdabeddSStefano Babic /* GPIO_155: CA8_irq */ \ 260*1fdabeddSStefano Babic /* UART */\ 261*1fdabeddSStefano Babic MUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0)) \ 262*1fdabeddSStefano Babic MUX_VAL(CP(UART1_RTS), (IEN | PTU | EN | M4)) \ 263*1fdabeddSStefano Babic /* GPIO_149: USB status 2 */\ 264*1fdabeddSStefano Babic MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M4)) \ 265*1fdabeddSStefano Babic /* GPIO_150: USB status 1 */\ 266*1fdabeddSStefano Babic \ 267*1fdabeddSStefano Babic MUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0)) \ 268*1fdabeddSStefano Babic MUX_VAL(CP(UART2_CTS), (IEN | PTU | EN | M0)) \ 269*1fdabeddSStefano Babic MUX_VAL(CP(UART2_RTS), (IDIS | PTD | DIS | M0)) \ 270*1fdabeddSStefano Babic MUX_VAL(CP(UART2_TX), (IDIS | PTD | DIS | M0)) \ 271*1fdabeddSStefano Babic MUX_VAL(CP(UART2_RX), (IEN | PTD | DIS | M0)) \ 272*1fdabeddSStefano Babic \ 273*1fdabeddSStefano Babic MUX_VAL(CP(UART3_CTS_RCTX), (IDIS | PTD | DIS | M4)) \ 274*1fdabeddSStefano Babic /*GPIO_163 : TS_PENIRQ*/ \ 275*1fdabeddSStefano Babic MUX_VAL(CP(UART3_RTS_SD), (IEN | PTD | DIS | M4)) \ 276*1fdabeddSStefano Babic /*GPIO_164 : MMC */\ 277*1fdabeddSStefano Babic MUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0)) \ 278*1fdabeddSStefano Babic MUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0)) \ 279*1fdabeddSStefano Babic /* I2C */\ 280*1fdabeddSStefano Babic MUX_VAL(CP(I2C1_SCL), (IEN | PTU | EN | M0)) \ 281*1fdabeddSStefano Babic MUX_VAL(CP(I2C1_SDA), (IEN | PTU | EN | M0)) \ 282*1fdabeddSStefano Babic MUX_VAL(CP(I2C2_SCL), (IEN | PTU | EN | M0)) \ 283*1fdabeddSStefano Babic MUX_VAL(CP(I2C2_SDA), (IEN | PTU | EN | M0)) \ 284*1fdabeddSStefano Babic MUX_VAL(CP(I2C3_SCL), (IEN | PTU | EN | M0)) \ 285*1fdabeddSStefano Babic MUX_VAL(CP(I2C3_SDA), (IEN | PTU | EN | M0)) \ 286*1fdabeddSStefano Babic MUX_VAL(CP(I2C4_SCL), (IEN | PTU | EN | M0)) \ 287*1fdabeddSStefano Babic MUX_VAL(CP(I2C4_SDA), (IEN | PTU | EN | M0)) \ 288*1fdabeddSStefano Babic /* McSPI */\ 289*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_CLK), (IEN | PTD | DIS | M0)) \ 290*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \ 291*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_SOMI), (IEN | PTD | DIS | M0)) \ 292*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_CS0), (IEN | PTD | EN | M0)) \ 293*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_CS1), (IEN | PTD | EN | M4)) /*GPIO_175*/\ 294*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_CS2), (IEN | PTD | EN | M4)) /*GPIO_176*/\ 295*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI1_CS3), (IEN | PTD | EN | M4)) \ 296*1fdabeddSStefano Babic \ 297*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI2_CLK), (IEN | PTD | DIS | M0)) \ 298*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI2_SIMO), (IEN | PTD | DIS | M0)) \ 299*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI2_SOMI), (IEN | PTD | DIS | M0)) \ 300*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI2_CS0), (IEN | PTD | EN | M4)) \ 301*1fdabeddSStefano Babic MUX_VAL(CP(MCSPI2_CS1), (IEN | PTD | EN | M0)) \ 302*1fdabeddSStefano Babic /* CCDC */\ 303*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_PCLK), (IEN | PTU | EN | M0)) \ 304*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_FIELD), (IEN | PTD | DIS | M4)) \ 305*1fdabeddSStefano Babic /* GPIO95: #Enable Output */\ 306*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_HD), (IEN | PTU | EN | M0)) \ 307*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_VD), (IEN | PTU | EN | M0)) \ 308*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_WEN), (IEN | PTD | DIS | M4)) \ 309*1fdabeddSStefano Babic /* GPIO 99: #SOM_PWR_OFF */\ 310*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA0), (IEN | PTD | DIS | M0)) \ 311*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA1), (IEN | PTD | DIS | M4)) \ 312*1fdabeddSStefano Babic /* GPIO_100: #power out */\ 313*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA2), (IEN | PTD | DIS | M0)) \ 314*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA3), (IEN | PTD | DIS | M0)) \ 315*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA4), (IEN | PTD | DIS | M0)) \ 316*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA5), (IEN | PTD | DIS | M0)) \ 317*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA6), (IEN | PTD | DIS | M0)) \ 318*1fdabeddSStefano Babic MUX_VAL(CP(CCDC_DATA7), (IEN | PTD | DIS | M0)) \ 319*1fdabeddSStefano Babic /* RMII */\ 320*1fdabeddSStefano Babic MUX_VAL(CP(RMII_MDIO_DATA), (IEN | M0)) \ 321*1fdabeddSStefano Babic MUX_VAL(CP(RMII_MDIO_CLK), (M0)) \ 322*1fdabeddSStefano Babic MUX_VAL(CP(RMII_RXD0) , (IEN | PTD | M0)) \ 323*1fdabeddSStefano Babic MUX_VAL(CP(RMII_RXD1), (IEN | PTD | M0)) \ 324*1fdabeddSStefano Babic MUX_VAL(CP(RMII_CRS_DV), (IEN | PTD | M0)) \ 325*1fdabeddSStefano Babic MUX_VAL(CP(RMII_RXER), (PTD | M0)) \ 326*1fdabeddSStefano Babic MUX_VAL(CP(RMII_TXD0), (PTD | M0)) \ 327*1fdabeddSStefano Babic MUX_VAL(CP(RMII_TXD1), (PTD | M0)) \ 328*1fdabeddSStefano Babic MUX_VAL(CP(RMII_TXEN), (PTD | M0)) \ 329*1fdabeddSStefano Babic MUX_VAL(CP(RMII_50MHZ_CLK), (IEN | PTD | EN | M0)) \ 330*1fdabeddSStefano Babic /* HECC */\ 331*1fdabeddSStefano Babic MUX_VAL(CP(HECC1_TXD), (IEN | PTU | EN | M0)) \ 332*1fdabeddSStefano Babic MUX_VAL(CP(HECC1_RXD), (IEN | PTU | EN | M0)) \ 333*1fdabeddSStefano Babic /* HSUSB */\ 334*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_CLK), (IEN | PTD | DIS | M0)) \ 335*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_STP), (IEN | PTU | DIS | M0)) \ 336*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DIR), (IEN | PTD | DIS | M0)) \ 337*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_NXT), (IEN | PTU | DIS | M0)) \ 338*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA0), (IEN | PTD | DIS | M0)) \ 339*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA1), (IEN | PTD | DIS | M0)) \ 340*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA2), (IEN | PTD | DIS | M0)) \ 341*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA3), (IEN | PTD | DIS | M0)) \ 342*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA4), (IEN | PTD | DIS | M0)) \ 343*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA5), (IEN | PTD | DIS | M0)) \ 344*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA6), (IEN | PTD | DIS | M0)) \ 345*1fdabeddSStefano Babic MUX_VAL(CP(HSUSB0_DATA7), (IEN | PTD | DIS | M0)) \ 346*1fdabeddSStefano Babic MUX_VAL(CP(USB0_DRVBUS), (IEN | PTD | EN | M0)) \ 347*1fdabeddSStefano Babic /* HDQ */\ 348*1fdabeddSStefano Babic MUX_VAL(CP(HDQ_SIO), (IEN | PTD | EN | M4)) \ 349*1fdabeddSStefano Babic /* GPIO_170: auto update */\ 350*1fdabeddSStefano Babic /* Control and debug */\ 351*1fdabeddSStefano Babic MUX_VAL(CP(SYS_32K), (IEN | PTD | DIS | M0)) \ 352*1fdabeddSStefano Babic MUX_VAL(CP(SYS_CLKREQ), (IEN | PTD | DIS | M0)) \ 353*1fdabeddSStefano Babic MUX_VAL(CP(SYS_NIRQ), (IEN | PTU | EN | M0)) \ 354*1fdabeddSStefano Babic MUX_VAL(CP(SYS_NRESWARM), (IDIS | PTU | DIS | M4)) \ 355*1fdabeddSStefano Babic /* - GPIO30 */\ 356*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT0), (IEN | PTD | DIS | M4)) /*GPIO_2*/\ 357*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT1), (IEN | PTD | DIS | M4)) /*GPIO_3 */\ 358*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT2), (IEN | PTD | DIS | M4)) /*GPIO_4*/\ 359*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT3), (IEN | PTD | DIS | M4)) /*GPIO_5*/\ 360*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT4), (IEN | PTD | DIS | M4)) /*GPIO_6*/\ 361*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT5), (IEN | PTD | DIS | M4)) /*GPIO_7*/\ 362*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT6), (IDIS | PTD | DIS | M4)) /*GPIO_8*/\ 363*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT7), (IEN | PTD | EN | M0)) \ 364*1fdabeddSStefano Babic MUX_VAL(CP(SYS_BOOT8), (IEN | PTD | EN | M0)) \ 365*1fdabeddSStefano Babic \ 366*1fdabeddSStefano Babic MUX_VAL(CP(SYS_OFF_MODE), (IEN | PTD | DIS | M0)) \ 367*1fdabeddSStefano Babic MUX_VAL(CP(SYS_CLKOUT1), (IEN | PTD | DIS | M0)) \ 368*1fdabeddSStefano Babic MUX_VAL(CP(SYS_CLKOUT2), (IEN | PTU | EN | M0)) \ 369*1fdabeddSStefano Babic /* JTAG */\ 370*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_nTRST), (IEN | PTD | DIS | M0)) \ 371*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_TCK), (IEN | PTD | DIS | M0)) \ 372*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_TMS), (IEN | PTD | DIS | M0)) \ 373*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_TDI), (IEN | PTD | DIS | M0)) \ 374*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_EMU0), (IDIS | PTD | EN | M4)) /*GPIO_11*/ \ 375*1fdabeddSStefano Babic MUX_VAL(CP(JTAG_EMU1), (IDIS | PTD | EN | M4)) /*GPIO_31*/ \ 376*1fdabeddSStefano Babic /* ETK (ES2 onwards) */\ 377*1fdabeddSStefano Babic MUX_VAL(CP(ETK_CLK_ES2), (IDIS | PTD | DIS | M3)) \ 378*1fdabeddSStefano Babic /* hsusb1_stp */ \ 379*1fdabeddSStefano Babic MUX_VAL(CP(ETK_CTL_ES2), (IDIS | PTD | DIS | M3)) \ 380*1fdabeddSStefano Babic /* hsusb1_clk */\ 381*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D0_ES2), (IEN | PTU | EN | M3)) \ 382*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D1_ES2), (IEN | PTU | EN | M3)) \ 383*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D2_ES2), (IEN | PTU | EN | M3)) \ 384*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D3_ES2), (IEN | PTU | EN | M3)) \ 385*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D4_ES2), (IEN | PTU | EN | M3)) \ 386*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D5_ES2), (IEN | PTU | EN | M3)) \ 387*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D6_ES2), (IEN | PTU | EN | M3)) \ 388*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D7_ES2), (IEN | PTU | EN | M3)) \ 389*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D8_ES2), (IEN | PTD | EN | M3)) \ 390*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D9_ES2), (IEN | PTD | EN | M3)) \ 391*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D10_ES2), (IEN | PTU | EN | M4)) \ 392*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D11_ES2), (IDIS | PTD | DIS | M4)) \ 393*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D12_ES2), (IEN | PTD | DIS | M3)) \ 394*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D13_ES2), (IEN | PTD | DIS | M3)) \ 395*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D14_ES2), (IEN | PTD | DIS | M3)) \ 396*1fdabeddSStefano Babic MUX_VAL(CP(ETK_D15_ES2), (IEN | PTD | DIS | M3)) \ 397*1fdabeddSStefano Babic /* Die to Die */\ 398*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MCAD34), (IEN | PTD | EN | M0)) \ 399*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MCAD35), (IEN | PTD | EN | M0)) \ 400*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MCAD36), (IEN | PTD | EN | M0)) \ 401*1fdabeddSStefano Babic MUX_VAL(CP(D2D_CLK26MI), (IEN | PTD | DIS | M0)) \ 402*1fdabeddSStefano Babic MUX_VAL(CP(D2D_NRESPWRON), (IEN | PTD | EN | M0)) \ 403*1fdabeddSStefano Babic MUX_VAL(CP(D2D_NRESWARM), (IEN | PTU | EN | M0)) \ 404*1fdabeddSStefano Babic MUX_VAL(CP(D2D_ARM9NIRQ), (IEN | PTD | DIS | M0)) \ 405*1fdabeddSStefano Babic MUX_VAL(CP(D2D_UMA2P6FIQ), (IEN | PTD | DIS | M0)) \ 406*1fdabeddSStefano Babic MUX_VAL(CP(D2D_SPINT), (IEN | PTD | EN | M0)) \ 407*1fdabeddSStefano Babic MUX_VAL(CP(D2D_FRINT), (IEN | PTD | EN | M0)) \ 408*1fdabeddSStefano Babic MUX_VAL(CP(D2D_DMAREQ0), (IEN | PTD | DIS | M0)) \ 409*1fdabeddSStefano Babic MUX_VAL(CP(D2D_DMAREQ1), (IEN | PTD | DIS | M0)) \ 410*1fdabeddSStefano Babic MUX_VAL(CP(D2D_DMAREQ2), (IEN | PTD | DIS | M0)) \ 411*1fdabeddSStefano Babic MUX_VAL(CP(D2D_DMAREQ3), (IEN | PTD | DIS | M0)) \ 412*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GTRST), (IEN | PTD | DIS | M0)) \ 413*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GTDI), (IEN | PTD | DIS | M0)) \ 414*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GTDO), (IEN | PTD | DIS | M0)) \ 415*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GTMS), (IEN | PTD | DIS | M0)) \ 416*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GTCK), (IEN | PTD | DIS | M0)) \ 417*1fdabeddSStefano Babic MUX_VAL(CP(D2D_N3GRTCK), (IEN | PTD | DIS | M0)) \ 418*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MSTDBY), (IEN | PTU | EN | M0)) \ 419*1fdabeddSStefano Babic MUX_VAL(CP(D2D_SWAKEUP), (IEN | PTD | EN | M0)) \ 420*1fdabeddSStefano Babic MUX_VAL(CP(D2D_IDLEREQ), (IEN | PTD | DIS | M0)) \ 421*1fdabeddSStefano Babic MUX_VAL(CP(D2D_IDLEACK), (IEN | PTU | EN | M0)) \ 422*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MWRITE), (IEN | PTD | DIS | M0)) \ 423*1fdabeddSStefano Babic MUX_VAL(CP(D2D_SWRITE), (IEN | PTD | DIS | M0)) \ 424*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MREAD), (IEN | PTD | DIS | M0)) \ 425*1fdabeddSStefano Babic MUX_VAL(CP(D2D_SREAD), (IEN | PTD | DIS | M0)) \ 426*1fdabeddSStefano Babic MUX_VAL(CP(D2D_MBUSFLAG), (IEN | PTD | DIS | M0)) \ 427*1fdabeddSStefano Babic MUX_VAL(CP(D2D_SBUSFLAG), (IEN | PTD | DIS | M0)) \ 428*1fdabeddSStefano Babic 429*1fdabeddSStefano Babic #endif 430