11251e490SNobuhiro Iwamatsu /* 21251e490SNobuhiro Iwamatsu * board/renesas/koelsch/koelsch.c 31251e490SNobuhiro Iwamatsu * 41251e490SNobuhiro Iwamatsu * Copyright (C) 2013 Renesas Electronics Corporation 51251e490SNobuhiro Iwamatsu * 61251e490SNobuhiro Iwamatsu * SPDX-License-Identifier: GPL-2.0 71251e490SNobuhiro Iwamatsu * 81251e490SNobuhiro Iwamatsu */ 91251e490SNobuhiro Iwamatsu 101251e490SNobuhiro Iwamatsu #include <common.h> 111251e490SNobuhiro Iwamatsu #include <malloc.h> 121251e490SNobuhiro Iwamatsu #include <asm/processor.h> 131251e490SNobuhiro Iwamatsu #include <asm/mach-types.h> 141251e490SNobuhiro Iwamatsu #include <asm/io.h> 151251e490SNobuhiro Iwamatsu #include <asm/errno.h> 161251e490SNobuhiro Iwamatsu #include <asm/arch/sys_proto.h> 171251e490SNobuhiro Iwamatsu #include <asm/gpio.h> 181251e490SNobuhiro Iwamatsu #include <asm/arch/rmobile.h> 19*44e1eebfSNobuhiro Iwamatsu #include <asm/arch/rcar-mstp.h> 2090362c0cSNobuhiro Iwamatsu #include <netdev.h> 2190362c0cSNobuhiro Iwamatsu #include <miiphy.h> 221251e490SNobuhiro Iwamatsu #include <i2c.h> 23ccde6771SNobuhiro Iwamatsu #include <div64.h> 241251e490SNobuhiro Iwamatsu #include "qos.h" 251251e490SNobuhiro Iwamatsu 261251e490SNobuhiro Iwamatsu DECLARE_GLOBAL_DATA_PTR; 271251e490SNobuhiro Iwamatsu 28ccde6771SNobuhiro Iwamatsu #define CLK2MHZ(clk) (clk / 1000 / 1000) 291251e490SNobuhiro Iwamatsu void s_init(void) 301251e490SNobuhiro Iwamatsu { 31ec9b386eSNobuhiro Iwamatsu struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE; 32ec9b386eSNobuhiro Iwamatsu struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE; 33ccde6771SNobuhiro Iwamatsu u32 stc; 341251e490SNobuhiro Iwamatsu 351251e490SNobuhiro Iwamatsu /* Watchdog init */ 361251e490SNobuhiro Iwamatsu writel(0xA5A5A500, &rwdt->rwtcsra); 371251e490SNobuhiro Iwamatsu writel(0xA5A5A500, &swdt->swtcsra); 381251e490SNobuhiro Iwamatsu 39ccde6771SNobuhiro Iwamatsu /* CPU frequency setting. Set to 1.5GHz */ 40ccde6771SNobuhiro Iwamatsu stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT; 41ccde6771SNobuhiro Iwamatsu clrsetbits_le32(PLL0CR, PLL0_STC_MASK, stc); 42ccde6771SNobuhiro Iwamatsu 431251e490SNobuhiro Iwamatsu /* QoS */ 441251e490SNobuhiro Iwamatsu qos_init(); 451251e490SNobuhiro Iwamatsu } 461251e490SNobuhiro Iwamatsu 471251e490SNobuhiro Iwamatsu #define TMU0_MSTP125 (1 << 25) 481251e490SNobuhiro Iwamatsu #define SCIF0_MSTP721 (1 << 21) 4990362c0cSNobuhiro Iwamatsu #define ETHER_MSTP813 (1 << 13) 5090362c0cSNobuhiro Iwamatsu 511251e490SNobuhiro Iwamatsu int board_early_init_f(void) 521251e490SNobuhiro Iwamatsu { 531251e490SNobuhiro Iwamatsu mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125); 541251e490SNobuhiro Iwamatsu 551251e490SNobuhiro Iwamatsu /* SCIF0 */ 561251e490SNobuhiro Iwamatsu mstp_clrbits_le32(MSTPSR7, SMSTPCR7, SCIF0_MSTP721); 571251e490SNobuhiro Iwamatsu 5890362c0cSNobuhiro Iwamatsu /* ETHER */ 5990362c0cSNobuhiro Iwamatsu mstp_clrbits_le32(MSTPSR8, SMSTPCR8, ETHER_MSTP813); 6090362c0cSNobuhiro Iwamatsu 611251e490SNobuhiro Iwamatsu return 0; 621251e490SNobuhiro Iwamatsu } 631251e490SNobuhiro Iwamatsu 649f861f0aSNobuhiro Iwamatsu void arch_preboot_os(void) 659f861f0aSNobuhiro Iwamatsu { 669f861f0aSNobuhiro Iwamatsu /* Disable TMU0 */ 679f861f0aSNobuhiro Iwamatsu mstp_setbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125); 689f861f0aSNobuhiro Iwamatsu } 699f861f0aSNobuhiro Iwamatsu 7090362c0cSNobuhiro Iwamatsu /* LSI pin pull-up control */ 7190362c0cSNobuhiro Iwamatsu #define PUPR5 0xe6060114 7290362c0cSNobuhiro Iwamatsu #define PUPR5_ETH 0x3FFC0000 7390362c0cSNobuhiro Iwamatsu #define PUPR5_ETH_MAGIC (1 << 27) 741251e490SNobuhiro Iwamatsu int board_init(void) 751251e490SNobuhiro Iwamatsu { 761251e490SNobuhiro Iwamatsu /* adress of boot parameters */ 77956556fbSNobuhiro Iwamatsu gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100; 781251e490SNobuhiro Iwamatsu 791251e490SNobuhiro Iwamatsu /* Init PFC controller */ 801251e490SNobuhiro Iwamatsu r8a7791_pinmux_init(); 811251e490SNobuhiro Iwamatsu 8290362c0cSNobuhiro Iwamatsu /* ETHER Enable */ 8390362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_CRS_DV, NULL); 8490362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_RX_ER, NULL); 8590362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_RXD0, NULL); 8690362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_RXD1, NULL); 8790362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_LINK, NULL); 8890362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_REFCLK, NULL); 8990362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_MDIO, NULL); 9090362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_TXD1, NULL); 9190362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_TX_EN, NULL); 9290362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_TXD0, NULL); 9390362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_ETH_MDC, NULL); 9490362c0cSNobuhiro Iwamatsu gpio_request(GPIO_FN_IRQ0, NULL); 9590362c0cSNobuhiro Iwamatsu 9690362c0cSNobuhiro Iwamatsu mstp_clrbits_le32(PUPR5, PUPR5, PUPR5_ETH & ~PUPR5_ETH_MAGIC); 9790362c0cSNobuhiro Iwamatsu gpio_request(GPIO_GP_5_22, NULL); /* PHY_RST */ 9890362c0cSNobuhiro Iwamatsu mstp_clrbits_le32(PUPR5, PUPR5, PUPR5_ETH_MAGIC); 9990362c0cSNobuhiro Iwamatsu 10090362c0cSNobuhiro Iwamatsu gpio_direction_output(GPIO_GP_5_22, 0); 10190362c0cSNobuhiro Iwamatsu mdelay(20); 10290362c0cSNobuhiro Iwamatsu gpio_set_value(GPIO_GP_5_22, 1); 10390362c0cSNobuhiro Iwamatsu udelay(1); 10490362c0cSNobuhiro Iwamatsu 1051251e490SNobuhiro Iwamatsu return 0; 1061251e490SNobuhiro Iwamatsu } 1071251e490SNobuhiro Iwamatsu 10890362c0cSNobuhiro Iwamatsu #define CXR24 0xEE7003C0 /* MAC address high register */ 10990362c0cSNobuhiro Iwamatsu #define CXR25 0xEE7003C8 /* MAC address low register */ 11090362c0cSNobuhiro Iwamatsu int board_eth_init(bd_t *bis) 11190362c0cSNobuhiro Iwamatsu { 11290362c0cSNobuhiro Iwamatsu #ifdef CONFIG_SH_ETHER 11390362c0cSNobuhiro Iwamatsu int ret = -ENODEV; 11490362c0cSNobuhiro Iwamatsu u32 val; 11590362c0cSNobuhiro Iwamatsu unsigned char enetaddr[6]; 11690362c0cSNobuhiro Iwamatsu 11790362c0cSNobuhiro Iwamatsu ret = sh_eth_initialize(bis); 11890362c0cSNobuhiro Iwamatsu if (!eth_getenv_enetaddr("ethaddr", enetaddr)) 11990362c0cSNobuhiro Iwamatsu return ret; 12090362c0cSNobuhiro Iwamatsu 12190362c0cSNobuhiro Iwamatsu /* Set Mac address */ 12290362c0cSNobuhiro Iwamatsu val = enetaddr[0] << 24 | enetaddr[1] << 16 | 12390362c0cSNobuhiro Iwamatsu enetaddr[2] << 8 | enetaddr[3]; 12490362c0cSNobuhiro Iwamatsu writel(val, CXR24); 12590362c0cSNobuhiro Iwamatsu 12690362c0cSNobuhiro Iwamatsu val = enetaddr[4] << 8 | enetaddr[5]; 12790362c0cSNobuhiro Iwamatsu writel(val, CXR25); 12890362c0cSNobuhiro Iwamatsu 12990362c0cSNobuhiro Iwamatsu return ret; 13090362c0cSNobuhiro Iwamatsu #else 13190362c0cSNobuhiro Iwamatsu return 0; 13290362c0cSNobuhiro Iwamatsu #endif 13390362c0cSNobuhiro Iwamatsu } 13490362c0cSNobuhiro Iwamatsu 1351251e490SNobuhiro Iwamatsu int dram_init(void) 1361251e490SNobuhiro Iwamatsu { 1371251e490SNobuhiro Iwamatsu gd->ram_size = CONFIG_SYS_SDRAM_SIZE; 1381251e490SNobuhiro Iwamatsu 1391251e490SNobuhiro Iwamatsu return 0; 1401251e490SNobuhiro Iwamatsu } 1411251e490SNobuhiro Iwamatsu 14290362c0cSNobuhiro Iwamatsu /* koelsch has KSZ8041NL/RNL */ 14390362c0cSNobuhiro Iwamatsu #define PHY_CONTROL1 0x1E 14490362c0cSNobuhiro Iwamatsu #define PHY_LED_MODE 0xC0000 14590362c0cSNobuhiro Iwamatsu #define PHY_LED_MODE_ACK 0x4000 14690362c0cSNobuhiro Iwamatsu int board_phy_config(struct phy_device *phydev) 14790362c0cSNobuhiro Iwamatsu { 14890362c0cSNobuhiro Iwamatsu int ret = phy_read(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1); 14990362c0cSNobuhiro Iwamatsu ret &= ~PHY_LED_MODE; 15090362c0cSNobuhiro Iwamatsu ret |= PHY_LED_MODE_ACK; 15190362c0cSNobuhiro Iwamatsu ret = phy_write(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1, (u16)ret); 15290362c0cSNobuhiro Iwamatsu 15390362c0cSNobuhiro Iwamatsu return 0; 15490362c0cSNobuhiro Iwamatsu } 15590362c0cSNobuhiro Iwamatsu 1561251e490SNobuhiro Iwamatsu const struct rmobile_sysinfo sysinfo = { 1571251e490SNobuhiro Iwamatsu CONFIG_RMOBILE_BOARD_STRING 1581251e490SNobuhiro Iwamatsu }; 1591251e490SNobuhiro Iwamatsu 1601251e490SNobuhiro Iwamatsu void reset_cpu(ulong addr) 1611251e490SNobuhiro Iwamatsu { 162b8f383b8SNobuhiro Iwamatsu u8 val; 163b8f383b8SNobuhiro Iwamatsu 164b8f383b8SNobuhiro Iwamatsu i2c_set_bus_num(2); /* PowerIC connected to ch2 */ 165b8f383b8SNobuhiro Iwamatsu i2c_read(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1); 166b8f383b8SNobuhiro Iwamatsu val |= 0x02; 167b8f383b8SNobuhiro Iwamatsu i2c_write(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1); 1681251e490SNobuhiro Iwamatsu } 169