1*83d290c5STom Rini /* SPDX-License-Identifier: GPL-2.0+ */ 26b0071c1SPeter Senna Tschudin /* 36b0071c1SPeter Senna Tschudin * (C) Copyright 2015 General Electric Company 46b0071c1SPeter Senna Tschudin */ 56b0071c1SPeter Senna Tschudin 66b0071c1SPeter Senna Tschudin #ifndef __PPD_GPIO_H_ 76b0071c1SPeter Senna Tschudin #define __PPD_GPIO_H_ 86b0071c1SPeter Senna Tschudin 96b0071c1SPeter Senna Tschudin #include <asm/arch/iomux-mx53.h> 106b0071c1SPeter Senna Tschudin #include <asm/gpio.h> 116b0071c1SPeter Senna Tschudin 126b0071c1SPeter Senna Tschudin #define PPD_UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \ 136b0071c1SPeter Senna Tschudin PAD_CTL_PUS_100K_UP) 146b0071c1SPeter Senna Tschudin 156b0071c1SPeter Senna Tschudin static const iomux_v3_cfg_t ppd_pads[] = { 166b0071c1SPeter Senna Tschudin /* FEC */ 176b0071c1SPeter Senna Tschudin MX53_PAD_EIM_A22__GPIO2_16, 186b0071c1SPeter Senna Tschudin /* UART */ 196b0071c1SPeter Senna Tschudin NEW_PAD_CTRL(MX53_PAD_PATA_DMACK__UART1_RXD_MUX, PPD_UART_PAD_CTRL), 206b0071c1SPeter Senna Tschudin NEW_PAD_CTRL(MX53_PAD_PATA_DIOW__UART1_TXD_MUX, PPD_UART_PAD_CTRL), 216b0071c1SPeter Senna Tschudin /* Video */ 226b0071c1SPeter Senna Tschudin MX53_PAD_CSI0_DATA_EN__GPIO5_20, /* LR_SCAN_CTRL */ 236b0071c1SPeter Senna Tschudin MX53_PAD_CSI0_VSYNC__GPIO5_21, /* UD_SCAN_CTRL */ 246b0071c1SPeter Senna Tschudin MX53_PAD_CSI0_DAT10__GPIO5_28, /* DATA_WIDTH_CTRL */ 256b0071c1SPeter Senna Tschudin MX53_PAD_CSI0_PIXCLK__GPIO5_18, /* HOST_CONTROLLED_RESET_TO_LCD_N */ 266b0071c1SPeter Senna Tschudin MX53_PAD_EIM_DA2__GPIO3_2, /* LVDS1_MUX_CTRL */ 276b0071c1SPeter Senna Tschudin MX53_PAD_EIM_DA3__GPIO3_3, /* LVDS0_MUX_CTRL */ 286b0071c1SPeter Senna Tschudin MX53_PAD_EIM_A21__GPIO2_17, /* ENABLE_PWR_TO_LCD_AND_UI_INTERFACE */ 296b0071c1SPeter Senna Tschudin MX53_PAD_CSI0_DAT11__GPIO5_29, /* BACKLIGHT_ENABLE */ 306b0071c1SPeter Senna Tschudin MX53_PAD_DISP0_DAT9__PWM2_PWMO, /* IMX535_PWM2_TO_LCD_CONNECTOR */ 316b0071c1SPeter Senna Tschudin /* I2C */ 326b0071c1SPeter Senna Tschudin MX53_PAD_EIM_A20__GPIO2_18, /* RESET_I2C1_BUS_SEGMENT_MUX_N */ 336b0071c1SPeter Senna Tschudin 346b0071c1SPeter Senna Tschudin /* SPI */ 356b0071c1SPeter Senna Tschudin MX53_PAD_DISP0_DAT23__GPIO5_17, 366b0071c1SPeter Senna Tschudin MX53_PAD_KEY_COL2__GPIO4_10, 376b0071c1SPeter Senna Tschudin MX53_PAD_KEY_ROW2__GPIO4_11, 386b0071c1SPeter Senna Tschudin MX53_PAD_KEY_COL3__GPIO4_12, 396b0071c1SPeter Senna Tschudin }; 406b0071c1SPeter Senna Tschudin 416b0071c1SPeter Senna Tschudin struct gpio_cfg { 426b0071c1SPeter Senna Tschudin unsigned int gpio; 436b0071c1SPeter Senna Tschudin int value; 446b0071c1SPeter Senna Tschudin }; 456b0071c1SPeter Senna Tschudin 466b0071c1SPeter Senna Tschudin #define RESET_IMX535_ETHERNET_PHY_N IMX_GPIO_NR(2, 16) 476b0071c1SPeter Senna Tschudin #define UD_SCAN_CTRL IMX_GPIO_NR(5, 21) 486b0071c1SPeter Senna Tschudin #define LR_SCAN_CTRL IMX_GPIO_NR(5, 20) 496b0071c1SPeter Senna Tschudin #define LVDS0_MUX_CTRL IMX_GPIO_NR(3, 3) 506b0071c1SPeter Senna Tschudin #define LVDS1_MUX_CTRL IMX_GPIO_NR(3, 2) 516b0071c1SPeter Senna Tschudin #define HOST_CONTROLLED_RESET_TO_LCD_N IMX_GPIO_NR(5, 18) 526b0071c1SPeter Senna Tschudin #define DATA_WIDTH_CTRL IMX_GPIO_NR(5, 28) 536b0071c1SPeter Senna Tschudin #define RESET_DP0_TRANSMITTER_N IMX_GPIO_NR(2, 28) 546b0071c1SPeter Senna Tschudin #define RESET_DP1_TRANSMITTER_N IMX_GPIO_NR(2, 29) 556b0071c1SPeter Senna Tschudin #define POWER_DOWN_LVDS0_DESERIALIZER_N IMX_GPIO_NR(2, 22) 566b0071c1SPeter Senna Tschudin #define POWER_DOWN_LVDS1_DESERIALIZER_N IMX_GPIO_NR(2, 27) 576b0071c1SPeter Senna Tschudin #define ENABLE_PWR_TO_LCD_AND_UI_INTERFACE IMX_GPIO_NR(2, 17) 586b0071c1SPeter Senna Tschudin #define BACKLIGHT_ENABLE IMX_GPIO_NR(5, 29) 596b0071c1SPeter Senna Tschudin #define RESET_I2C1_BUS_SEGMENT_MUX_N IMX_GPIO_NR(2, 18) 606b0071c1SPeter Senna Tschudin #define ECSPI1_CS0 IMX_GPIO_NR(5, 17) 616b0071c1SPeter Senna Tschudin #define ECSPI1_CS1 IMX_GPIO_NR(4, 10) 626b0071c1SPeter Senna Tschudin #define ECSPI1_CS2 IMX_GPIO_NR(4, 11) 636b0071c1SPeter Senna Tschudin #define ECSPI1_CS3 IMX_GPIO_NR(4, 12) 646b0071c1SPeter Senna Tschudin 656b0071c1SPeter Senna Tschudin static const struct gpio_cfg ppd_gpios[] = { 666b0071c1SPeter Senna Tschudin /* FEC */ 676b0071c1SPeter Senna Tschudin /* Drive Low as GPIO output for 25ms per Eth Phy IX spec */ 686b0071c1SPeter Senna Tschudin /* Then Drive High as GPIO output to bring Eth Phy IC out of reset */ 696b0071c1SPeter Senna Tschudin { RESET_IMX535_ETHERNET_PHY_N, 0 }, 706b0071c1SPeter Senna Tschudin { RESET_IMX535_ETHERNET_PHY_N, 1 }, 716b0071c1SPeter Senna Tschudin /* Video */ 726b0071c1SPeter Senna Tschudin { UD_SCAN_CTRL, 0 }, 736b0071c1SPeter Senna Tschudin { LR_SCAN_CTRL, 1 }, 746b0071c1SPeter Senna Tschudin #ifdef PROPRIETARY_CHANGES 756b0071c1SPeter Senna Tschudin { LVDS0_MUX_CTRL, 1 }, 766b0071c1SPeter Senna Tschudin #else 776b0071c1SPeter Senna Tschudin { LVDS0_MUX_CTRL, 0 }, 786b0071c1SPeter Senna Tschudin #endif 796b0071c1SPeter Senna Tschudin { LVDS1_MUX_CTRL, 1 }, 806b0071c1SPeter Senna Tschudin { HOST_CONTROLLED_RESET_TO_LCD_N, 1 }, 816b0071c1SPeter Senna Tschudin { DATA_WIDTH_CTRL, 0 }, 826b0071c1SPeter Senna Tschudin { RESET_DP0_TRANSMITTER_N, 1 }, 836b0071c1SPeter Senna Tschudin { RESET_DP1_TRANSMITTER_N, 1 }, 846b0071c1SPeter Senna Tschudin { POWER_DOWN_LVDS0_DESERIALIZER_N, 1 }, 856b0071c1SPeter Senna Tschudin { POWER_DOWN_LVDS1_DESERIALIZER_N, 1 }, 866b0071c1SPeter Senna Tschudin { ENABLE_PWR_TO_LCD_AND_UI_INTERFACE, 1 }, 876b0071c1SPeter Senna Tschudin { BACKLIGHT_ENABLE, 0 }, 886b0071c1SPeter Senna Tschudin { RESET_I2C1_BUS_SEGMENT_MUX_N, 1 }, 896b0071c1SPeter Senna Tschudin { ECSPI1_CS0, 1 }, 906b0071c1SPeter Senna Tschudin { ECSPI1_CS1, 1 }, 916b0071c1SPeter Senna Tschudin { ECSPI1_CS2, 1 }, 926b0071c1SPeter Senna Tschudin { ECSPI1_CS3, 1 }, 936b0071c1SPeter Senna Tschudin }; 946b0071c1SPeter Senna Tschudin 956b0071c1SPeter Senna Tschudin #endif /* __PPD_GPIO_H_ */ 96