1 /*
2  * Freescale MX28EVK board
3  *
4  * (C) Copyright 2011 Freescale Semiconductor, Inc.
5  *
6  * Author: Fabio Estevam <fabio.estevam@freescale.com>
7  *
8  * Based on m28evk.c:
9  * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
10  * on behalf of DENX Software Engineering GmbH
11  *
12  * See file CREDITS for list of people who contributed to this
13  * project.
14  *
15  * This program is free software; you can redistribute it and/or
16  * modify it under the terms of the GNU General Public License as
17  * published by the Free Software Foundation; either version 2 of
18  * the License, or (at your option) any later version.
19  *
20  * This program is distributed in the hope that it will be useful,
21  * but WITHOUT ANY WARRANTY; without even the implied warranty of
22  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
23  * GNU General Public License for more details.
24  */
25 
26 #include <common.h>
27 #include <asm/gpio.h>
28 #include <asm/io.h>
29 #include <asm/arch/imx-regs.h>
30 #include <asm/arch/iomux-mx28.h>
31 #include <asm/arch/clock.h>
32 #include <asm/arch/sys_proto.h>
33 #include <linux/mii.h>
34 #include <miiphy.h>
35 #include <netdev.h>
36 #include <errno.h>
37 
38 DECLARE_GLOBAL_DATA_PTR;
39 
40 /*
41  * Functions
42  */
43 int board_early_init_f(void)
44 {
45 	/* IO0 clock at 480MHz */
46 	mxs_set_ioclk(MXC_IOCLK0, 480000);
47 	/* IO1 clock at 480MHz */
48 	mxs_set_ioclk(MXC_IOCLK1, 480000);
49 
50 	/* SSP0 clock at 96MHz */
51 	mxs_set_sspclk(MXC_SSPCLK0, 96000, 0);
52 	/* SSP2 clock at 160MHz */
53 	mxs_set_sspclk(MXC_SSPCLK2, 160000, 0);
54 
55 #ifdef	CONFIG_CMD_USB
56 	mxs_iomux_setup_pad(MX28_PAD_SSP2_SS1__USB1_OVERCURRENT);
57 	mxs_iomux_setup_pad(MX28_PAD_AUART2_RX__GPIO_3_8 |
58 			MXS_PAD_4MA | MXS_PAD_3V3 | MXS_PAD_NOPULL);
59 	gpio_direction_output(MX28_PAD_AUART2_RX__GPIO_3_8, 1);
60 #endif
61 
62 	return 0;
63 }
64 
65 int dram_init(void)
66 {
67 	return mxs_dram_init();
68 }
69 
70 int board_init(void)
71 {
72 	/* Adress of boot parameters */
73 	gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
74 
75 	return 0;
76 }
77 
78 #ifdef	CONFIG_CMD_MMC
79 static int mx28evk_mmc_wp(int id)
80 {
81 	if (id != 0) {
82 		printf("MXS MMC: Invalid card selected (card id = %d)\n", id);
83 		return 1;
84 	}
85 
86 	return gpio_get_value(MX28_PAD_SSP1_SCK__GPIO_2_12);
87 }
88 
89 int board_mmc_init(bd_t *bis)
90 {
91 	/* Configure WP as input */
92 	gpio_direction_input(MX28_PAD_SSP1_SCK__GPIO_2_12);
93 
94 	/* Configure MMC0 Power Enable */
95 	gpio_direction_output(MX28_PAD_PWM3__GPIO_3_28, 0);
96 
97 	return mxsmmc_initialize(bis, 0, mx28evk_mmc_wp, NULL);
98 }
99 #endif
100 
101 #ifdef	CONFIG_CMD_NET
102 
103 int board_eth_init(bd_t *bis)
104 {
105 	struct mxs_clkctrl_regs *clkctrl_regs =
106 		(struct mxs_clkctrl_regs *)MXS_CLKCTRL_BASE;
107 	struct eth_device *dev;
108 	int ret;
109 
110 	ret = cpu_eth_init(bis);
111 
112 	/* MX28EVK uses ENET_CLK PAD to drive FEC clock */
113 	writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN,
114 					&clkctrl_regs->hw_clkctrl_enet);
115 
116 	/* Power-on FECs */
117 	gpio_direction_output(MX28_PAD_SSP1_DATA3__GPIO_2_15, 0);
118 
119 	/* Reset FEC PHYs */
120 	gpio_direction_output(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 0);
121 	udelay(200);
122 	gpio_set_value(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 1);
123 
124 	ret = fecmxc_initialize_multi(bis, 0, 0, MXS_ENET0_BASE);
125 	if (ret) {
126 		puts("FEC MXS: Unable to init FEC0\n");
127 		return ret;
128 	}
129 
130 	ret = fecmxc_initialize_multi(bis, 1, 3, MXS_ENET1_BASE);
131 	if (ret) {
132 		puts("FEC MXS: Unable to init FEC1\n");
133 		return ret;
134 	}
135 
136 	dev = eth_get_dev_by_name("FEC0");
137 	if (!dev) {
138 		puts("FEC MXS: Unable to get FEC0 device entry\n");
139 		return -EINVAL;
140 	}
141 
142 	dev = eth_get_dev_by_name("FEC1");
143 	if (!dev) {
144 		puts("FEC MXS: Unable to get FEC1 device entry\n");
145 		return -EINVAL;
146 	}
147 
148 	return ret;
149 }
150 
151 #endif
152