1e58fe957SKim Phillips /* 2e58fe957SKim Phillips * (C) Copyright 2006 3e58fe957SKim Phillips * Wolfgang Denk, DENX Software Engineering, wd@denx.de. 4e58fe957SKim Phillips * 5e58fe957SKim Phillips * See file CREDITS for list of people who contributed to this 6e58fe957SKim Phillips * project. 7e58fe957SKim Phillips * 8e58fe957SKim Phillips * This program is free software; you can redistribute it and/or 9e58fe957SKim Phillips * modify it under the terms of the GNU General Public License as 10e58fe957SKim Phillips * published by the Free Software Foundation; either version 2 of 11e58fe957SKim Phillips * the License, or (at your option) any later version. 12e58fe957SKim Phillips * 13e58fe957SKim Phillips * This program is distributed in the hope that it will be useful, 14e58fe957SKim Phillips * but WITHOUT ANY WARRANTY; without even the implied warranty of 15e58fe957SKim Phillips * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 16e58fe957SKim Phillips * GNU General Public License for more details. 17e58fe957SKim Phillips * 18e58fe957SKim Phillips * You should have received a copy of the GNU General Public License 19e58fe957SKim Phillips * along with this program; if not, write to the Free Software 20e58fe957SKim Phillips * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 21e58fe957SKim Phillips * MA 02111-1307 USA 22e58fe957SKim Phillips * 23e58fe957SKim Phillips */ 24e58fe957SKim Phillips 25e58fe957SKim Phillips #include <common.h> 26e58fe957SKim Phillips #include <ioports.h> 27e58fe957SKim Phillips #include <mpc83xx.h> 28e58fe957SKim Phillips #include <asm/mpc8349_pci.h> 29e58fe957SKim Phillips #include <i2c.h> 3080ddd226SBen Warren #include <spi.h> 31e58fe957SKim Phillips #include <miiphy.h> 32*d4b91066SYork Sun #ifdef CONFIG_FSL_DDR2 33*d4b91066SYork Sun #include <asm/fsl_ddr_sdram.h> 34*d4b91066SYork Sun #else 35e58fe957SKim Phillips #include <spd_sdram.h> 36*d4b91066SYork Sun #endif 37a30a549aSJon Loeliger 38b3458d2cSKim Phillips #if defined(CONFIG_OF_LIBFDT) 39e58fe957SKim Phillips #include <libfdt.h> 40e58fe957SKim Phillips #endif 41e58fe957SKim Phillips 42e58fe957SKim Phillips int fixed_sdram(void); 43e58fe957SKim Phillips void sdram_init(void); 44e58fe957SKim Phillips 450f898604SPeter Tyser #if defined(CONFIG_DDR_ECC) && defined(CONFIG_MPC83xx) 46e58fe957SKim Phillips void ddr_enable_ecc(unsigned int dram_size); 47e58fe957SKim Phillips #endif 48e58fe957SKim Phillips 49e58fe957SKim Phillips int board_early_init_f (void) 50e58fe957SKim Phillips { 516d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile u8* bcsr = (volatile u8*)CONFIG_SYS_BCSR; 52e58fe957SKim Phillips 53e58fe957SKim Phillips /* Enable flash write */ 54e58fe957SKim Phillips bcsr[1] &= ~0x01; 55e58fe957SKim Phillips 566d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #ifdef CONFIG_SYS_USE_MPC834XSYS_USB_PHY 57e58fe957SKim Phillips /* Use USB PHY on SYS board */ 58e58fe957SKim Phillips bcsr[5] |= 0x02; 59e58fe957SKim Phillips #endif 60e58fe957SKim Phillips 61e58fe957SKim Phillips return 0; 62e58fe957SKim Phillips } 63e58fe957SKim Phillips 64e58fe957SKim Phillips #define ns2clk(ns) (ns / (1000000000 / CONFIG_8349_CLKIN) + 1) 65e58fe957SKim Phillips 669973e3c6SBecky Bruce phys_size_t initdram (int board_type) 67e58fe957SKim Phillips { 686d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile immap_t *im = (immap_t *)CONFIG_SYS_IMMR; 69*d4b91066SYork Sun phys_size_t msize = 0; 70e58fe957SKim Phillips 71e58fe957SKim Phillips if ((im->sysconf.immrbar & IMMRBAR_BASE_ADDR) != (u32)im) 72e58fe957SKim Phillips return -1; 73e58fe957SKim Phillips 74e58fe957SKim Phillips /* DDR SDRAM - Main SODIMM */ 756d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->sysconf.ddrlaw[0].bar = CONFIG_SYS_DDR_BASE & LAWBAR_BAR; 76e58fe957SKim Phillips #if defined(CONFIG_SPD_EEPROM) 77*d4b91066SYork Sun #ifndef CONFIG_FSL_DDR2 78*d4b91066SYork Sun msize = spd_sdram() * 1024 * 1024; 79*d4b91066SYork Sun #if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER) 80*d4b91066SYork Sun ddr_enable_ecc(msize); 81*d4b91066SYork Sun #endif 82e58fe957SKim Phillips #else 83*d4b91066SYork Sun msize = fsl_ddr_sdram(); 84*d4b91066SYork Sun #endif 85*d4b91066SYork Sun #else 86*d4b91066SYork Sun msize = fixed_sdram() * 1024 * 1024; 87e58fe957SKim Phillips #endif 88e58fe957SKim Phillips /* 89e58fe957SKim Phillips * Initialize SDRAM if it is on local bus. 90e58fe957SKim Phillips */ 91e58fe957SKim Phillips sdram_init(); 92e58fe957SKim Phillips 93e58fe957SKim Phillips /* return total bus SDRAM size(bytes) -- DDR */ 94*d4b91066SYork Sun return msize; 95e58fe957SKim Phillips } 96e58fe957SKim Phillips 97e58fe957SKim Phillips #if !defined(CONFIG_SPD_EEPROM) 98e58fe957SKim Phillips /************************************************************************* 99e58fe957SKim Phillips * fixed sdram init -- doesn't use serial presence detect. 100e58fe957SKim Phillips ************************************************************************/ 101e58fe957SKim Phillips int fixed_sdram(void) 102e58fe957SKim Phillips { 1036d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile immap_t *im = (immap_t *)CONFIG_SYS_IMMR; 104e58fe957SKim Phillips u32 msize = 0; 105e58fe957SKim Phillips u32 ddr_size; 106e58fe957SKim Phillips u32 ddr_size_log2; 107e58fe957SKim Phillips 1086d0f6bcfSJean-Christophe PLAGNIOL-VILLARD msize = CONFIG_SYS_DDR_SIZE; 109e58fe957SKim Phillips for (ddr_size = msize << 20, ddr_size_log2 = 0; 110e58fe957SKim Phillips (ddr_size > 1); 111e58fe957SKim Phillips ddr_size = ddr_size>>1, ddr_size_log2++) { 112e58fe957SKim Phillips if (ddr_size & 1) { 113e58fe957SKim Phillips return -1; 114e58fe957SKim Phillips } 115e58fe957SKim Phillips } 1166d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->sysconf.ddrlaw[0].bar = CONFIG_SYS_DDR_SDRAM_BASE & 0xfffff000; 117e58fe957SKim Phillips im->sysconf.ddrlaw[0].ar = LAWAR_EN | ((ddr_size_log2 - 1) & LAWAR_SIZE); 118e58fe957SKim Phillips 1196d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #if (CONFIG_SYS_DDR_SIZE != 256) 120e58fe957SKim Phillips #warning Currenly any ddr size other than 256 is not supported 121e58fe957SKim Phillips #endif 122e58fe957SKim Phillips #ifdef CONFIG_DDR_II 1236d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.csbnds[2].csbnds = CONFIG_SYS_DDR_CS2_BNDS; 1246d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.cs_config[2] = CONFIG_SYS_DDR_CS2_CONFIG; 1256d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; 1266d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; 1276d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; 1286d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; 1296d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG; 1306d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; 1316d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_mode = CONFIG_SYS_DDR_MODE; 1326d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_mode2 = CONFIG_SYS_DDR_MODE2; 1336d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_interval = CONFIG_SYS_DDR_INTERVAL; 1346d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CNTL; 135e58fe957SKim Phillips #else 136e58fe957SKim Phillips im->ddr.csbnds[2].csbnds = 0x0000000f; 1376d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.cs_config[2] = CONFIG_SYS_DDR_CONFIG; 138e58fe957SKim Phillips 139e58fe957SKim Phillips /* currently we use only one CS, so disable the other banks */ 140e58fe957SKim Phillips im->ddr.cs_config[0] = 0; 141e58fe957SKim Phillips im->ddr.cs_config[1] = 0; 142e58fe957SKim Phillips im->ddr.cs_config[3] = 0; 143e58fe957SKim Phillips 1446d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; 1456d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; 146e58fe957SKim Phillips 147e58fe957SKim Phillips im->ddr.sdram_cfg = 148e58fe957SKim Phillips SDRAM_CFG_SREN 149e58fe957SKim Phillips #if defined(CONFIG_DDR_2T_TIMING) 150e58fe957SKim Phillips | SDRAM_CFG_2T_EN 151e58fe957SKim Phillips #endif 152e58fe957SKim Phillips | 2 << SDRAM_CFG_SDRAM_TYPE_SHIFT; 153e58fe957SKim Phillips #if defined (CONFIG_DDR_32BIT) 154e58fe957SKim Phillips /* for 32-bit mode burst length is 8 */ 155e58fe957SKim Phillips im->ddr.sdram_cfg |= (SDRAM_CFG_32_BE | SDRAM_CFG_8_BE); 156e58fe957SKim Phillips #endif 1576d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_mode = CONFIG_SYS_DDR_MODE; 158e58fe957SKim Phillips 1596d0f6bcfSJean-Christophe PLAGNIOL-VILLARD im->ddr.sdram_interval = CONFIG_SYS_DDR_INTERVAL; 160e58fe957SKim Phillips #endif 161e58fe957SKim Phillips udelay(200); 162e58fe957SKim Phillips 163e58fe957SKim Phillips /* enable DDR controller */ 164e58fe957SKim Phillips im->ddr.sdram_cfg |= SDRAM_CFG_MEM_EN; 165e58fe957SKim Phillips return msize; 166e58fe957SKim Phillips } 1676d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #endif/*!CONFIG_SYS_SPD_EEPROM*/ 168e58fe957SKim Phillips 169e58fe957SKim Phillips 170e58fe957SKim Phillips int checkboard (void) 171e58fe957SKim Phillips { 172447ad576SIra W. Snyder /* 173447ad576SIra W. Snyder * Warning: do not read the BCSR registers here 174447ad576SIra W. Snyder * 175447ad576SIra W. Snyder * There is a timing bug in the 8349E and 8349EA BCSR code 176447ad576SIra W. Snyder * version 1.2 (read from BCSR 11) that will cause the CFI 177447ad576SIra W. Snyder * flash initialization code to overwrite BCSR 0, disabling 178447ad576SIra W. Snyder * the serial ports and gigabit ethernet 179447ad576SIra W. Snyder */ 180447ad576SIra W. Snyder 181e58fe957SKim Phillips puts("Board: Freescale MPC8349EMDS\n"); 182e58fe957SKim Phillips return 0; 183e58fe957SKim Phillips } 184e58fe957SKim Phillips 185e58fe957SKim Phillips /* 186e58fe957SKim Phillips * if MPC8349EMDS is soldered with SDRAM 187e58fe957SKim Phillips */ 1886d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #if defined(CONFIG_SYS_BR2_PRELIM) \ 1896d0f6bcfSJean-Christophe PLAGNIOL-VILLARD && defined(CONFIG_SYS_OR2_PRELIM) \ 1906d0f6bcfSJean-Christophe PLAGNIOL-VILLARD && defined(CONFIG_SYS_LBLAWBAR2_PRELIM) \ 1916d0f6bcfSJean-Christophe PLAGNIOL-VILLARD && defined(CONFIG_SYS_LBLAWAR2_PRELIM) 192e58fe957SKim Phillips /* 193e58fe957SKim Phillips * Initialize SDRAM memory on the Local Bus. 194e58fe957SKim Phillips */ 195e58fe957SKim Phillips 196e58fe957SKim Phillips void sdram_init(void) 197e58fe957SKim Phillips { 1986d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR; 199f51cdaf1SBecky Bruce volatile fsl_lbc_t *lbc = &immap->im_lbc; 2006d0f6bcfSJean-Christophe PLAGNIOL-VILLARD uint *sdram_addr = (uint *)CONFIG_SYS_LBC_SDRAM_BASE; 201e58fe957SKim Phillips 202e58fe957SKim Phillips /* 203e58fe957SKim Phillips * Setup SDRAM Base and Option Registers, already done in cpu_init.c 204e58fe957SKim Phillips */ 205e58fe957SKim Phillips 206e58fe957SKim Phillips /* setup mtrpt, lsrt and lbcr for LB bus */ 2076d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lbcr = CONFIG_SYS_LBC_LBCR; 2086d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->mrtpr = CONFIG_SYS_LBC_MRTPR; 2096d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsrt = CONFIG_SYS_LBC_LSRT; 210e58fe957SKim Phillips asm("sync"); 211e58fe957SKim Phillips 212e58fe957SKim Phillips /* 213e58fe957SKim Phillips * Configure the SDRAM controller Machine Mode Register. 214e58fe957SKim Phillips */ 2156d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsdmr = CONFIG_SYS_LBC_LSDMR_5; /* 0x40636733; normal operation */ 216e58fe957SKim Phillips 2176d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsdmr = CONFIG_SYS_LBC_LSDMR_1; /* 0x68636733; precharge all the banks */ 218e58fe957SKim Phillips asm("sync"); 219e58fe957SKim Phillips *sdram_addr = 0xff; 220e58fe957SKim Phillips udelay(100); 221e58fe957SKim Phillips 2226d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsdmr = CONFIG_SYS_LBC_LSDMR_2; /* 0x48636733; auto refresh */ 223e58fe957SKim Phillips asm("sync"); 224e58fe957SKim Phillips /*1 times*/ 225e58fe957SKim Phillips *sdram_addr = 0xff; 226e58fe957SKim Phillips udelay(100); 227e58fe957SKim Phillips /*2 times*/ 228e58fe957SKim Phillips *sdram_addr = 0xff; 229e58fe957SKim Phillips udelay(100); 230e58fe957SKim Phillips /*3 times*/ 231e58fe957SKim Phillips *sdram_addr = 0xff; 232e58fe957SKim Phillips udelay(100); 233e58fe957SKim Phillips /*4 times*/ 234e58fe957SKim Phillips *sdram_addr = 0xff; 235e58fe957SKim Phillips udelay(100); 236e58fe957SKim Phillips /*5 times*/ 237e58fe957SKim Phillips *sdram_addr = 0xff; 238e58fe957SKim Phillips udelay(100); 239e58fe957SKim Phillips /*6 times*/ 240e58fe957SKim Phillips *sdram_addr = 0xff; 241e58fe957SKim Phillips udelay(100); 242e58fe957SKim Phillips /*7 times*/ 243e58fe957SKim Phillips *sdram_addr = 0xff; 244e58fe957SKim Phillips udelay(100); 245e58fe957SKim Phillips /*8 times*/ 246e58fe957SKim Phillips *sdram_addr = 0xff; 247e58fe957SKim Phillips udelay(100); 248e58fe957SKim Phillips 249e58fe957SKim Phillips /* 0x58636733; mode register write operation */ 2506d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsdmr = CONFIG_SYS_LBC_LSDMR_4; 251e58fe957SKim Phillips asm("sync"); 252e58fe957SKim Phillips *sdram_addr = 0xff; 253e58fe957SKim Phillips udelay(100); 254e58fe957SKim Phillips 2556d0f6bcfSJean-Christophe PLAGNIOL-VILLARD lbc->lsdmr = CONFIG_SYS_LBC_LSDMR_5; /* 0x40636733; normal operation */ 256e58fe957SKim Phillips asm("sync"); 257e58fe957SKim Phillips *sdram_addr = 0xff; 258e58fe957SKim Phillips udelay(100); 259e58fe957SKim Phillips } 260e58fe957SKim Phillips #else 261e58fe957SKim Phillips void sdram_init(void) 262e58fe957SKim Phillips { 263e58fe957SKim Phillips } 264e58fe957SKim Phillips #endif 265e58fe957SKim Phillips 26680ddd226SBen Warren /* 26780ddd226SBen Warren * The following are used to control the SPI chip selects for the SPI command. 26880ddd226SBen Warren */ 269f8cc312bSBen Warren #ifdef CONFIG_MPC8XXX_SPI 27080ddd226SBen Warren 27180ddd226SBen Warren #define SPI_CS_MASK 0x80000000 27280ddd226SBen Warren 273d255bb0eSHaavard Skinnemoen int spi_cs_is_valid(unsigned int bus, unsigned int cs) 274d255bb0eSHaavard Skinnemoen { 275d255bb0eSHaavard Skinnemoen return bus == 0 && cs == 0; 276d255bb0eSHaavard Skinnemoen } 277d255bb0eSHaavard Skinnemoen 278d255bb0eSHaavard Skinnemoen void spi_cs_activate(struct spi_slave *slave) 27980ddd226SBen Warren { 2806d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile gpio83xx_t *iopd = &((immap_t *)CONFIG_SYS_IMMR)->gpio[0]; 28180ddd226SBen Warren 28280ddd226SBen Warren iopd->dat &= ~SPI_CS_MASK; 28380ddd226SBen Warren } 28480ddd226SBen Warren 285d255bb0eSHaavard Skinnemoen void spi_cs_deactivate(struct spi_slave *slave) 286d255bb0eSHaavard Skinnemoen { 2876d0f6bcfSJean-Christophe PLAGNIOL-VILLARD volatile gpio83xx_t *iopd = &((immap_t *)CONFIG_SYS_IMMR)->gpio[0]; 28880ddd226SBen Warren 289d255bb0eSHaavard Skinnemoen iopd->dat |= SPI_CS_MASK; 290d255bb0eSHaavard Skinnemoen } 29180ddd226SBen Warren #endif /* CONFIG_HARD_SPI */ 29280ddd226SBen Warren 293e58fe957SKim Phillips #if defined(CONFIG_OF_BOARD_SETUP) 294e58fe957SKim Phillips void ft_board_setup(void *blob, bd_t *bd) 295e58fe957SKim Phillips { 296e58fe957SKim Phillips ft_cpu_setup(blob, bd); 297e58fe957SKim Phillips #ifdef CONFIG_PCI 298e58fe957SKim Phillips ft_pci_setup(blob, bd); 299e58fe957SKim Phillips #endif 300e58fe957SKim Phillips } 301e58fe957SKim Phillips #endif 302