1*83d290c5STom Rini /* SPDX-License-Identifier: GPL-2.0+ */ 2fffad926SBin Meng /* 3fffad926SBin Meng * Copyright (C) 2017, Bin Meng <bmeng.cn@gmail.com> 4fffad926SBin Meng */ 5fffad926SBin Meng 6fffad926SBin Meng #ifndef __FSP_CONFIGS_H__ 7fffad926SBin Meng #define __FSP_CONFIGS_H__ 8fffad926SBin Meng 9fffad926SBin Meng #ifndef __ASSEMBLY__ 10fffad926SBin Meng struct fsp_config_data { 11fffad926SBin Meng struct fsp_cfg_common common; 12fffad926SBin Meng struct upd_region fsp_upd; 13fffad926SBin Meng }; 14fffad926SBin Meng 15fffad926SBin Meng struct fspinit_rtbuf { 16fffad926SBin Meng struct common_buf common; /* FSP common runtime data structure */ 17fffad926SBin Meng }; 18fffad926SBin Meng #endif 19fffad926SBin Meng 20fffad926SBin Meng /* FSP user configuration settings */ 21fffad926SBin Meng 22fffad926SBin Meng #define MRC_INIT_TSEG_SIZE_1MB 1 23fffad926SBin Meng #define MRC_INIT_TSEG_SIZE_2MB 2 24fffad926SBin Meng #define MRC_INIT_TSEG_SIZE_4MB 4 25fffad926SBin Meng #define MRC_INIT_TSEG_SIZE_8MB 8 26fffad926SBin Meng 27fffad926SBin Meng #define MRC_INIT_MMIO_SIZE_1024MB 0x400 28fffad926SBin Meng #define MRC_INIT_MMIO_SIZE_1536MB 0x600 29fffad926SBin Meng #define MRC_INIT_MMIO_SIZE_2048MB 0x800 30fffad926SBin Meng 31fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_32MB 0x01 32fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_64MB 0x02 33fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_96MB 0x03 34fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_128MB 0x04 35fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_160MB 0x05 36fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_192MB 0x06 37fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_224MB 0x07 38fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_256MB 0x08 39fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_288MB 0x09 40fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_320MB 0x0a 41fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_352MB 0x0b 42fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_384MB 0x0c 43fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_416MB 0x0d 44fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_448MB 0x0e 45fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_480MB 0x0f 46fffad926SBin Meng #define IGD_DVMT50_PRE_ALLOC_512MB 0x10 47fffad926SBin Meng 48fffad926SBin Meng #define APERTURE_SIZE_128MB 1 49fffad926SBin Meng #define APERTURE_SIZE_256MB 2 50fffad926SBin Meng #define APERTURE_SIZE_512MB 3 51fffad926SBin Meng 52fffad926SBin Meng #define GTT_SIZE_1MB 1 53fffad926SBin Meng #define GTT_SIZE_2MB 2 54fffad926SBin Meng 55fffad926SBin Meng #define DRAM_TYPE_DDR3 0 56fffad926SBin Meng #define DRAM_TYPE_LPDDR3 1 57fffad926SBin Meng 58fffad926SBin Meng #define SDCARD_MODE_DISABLED 0 59fffad926SBin Meng #define SDCARD_MODE_PCI 1 60fffad926SBin Meng #define SDCARD_MODE_ACPI 2 61fffad926SBin Meng 62fffad926SBin Meng #define LPE_MODE_DISABLED 0 63fffad926SBin Meng #define LPE_MODE_PCI 1 64fffad926SBin Meng #define LPE_MODE_ACPI 2 65fffad926SBin Meng 66fffad926SBin Meng #define CHV_SVID_CONFIG_0 0 67fffad926SBin Meng #define CHV_SVID_CONFIG_1 1 68fffad926SBin Meng #define CHV_SVID_CONFIG_2 2 69fffad926SBin Meng #define CHV_SVID_CONFIG_3 3 70fffad926SBin Meng 71fffad926SBin Meng #define EMMC_MODE_DISABLED 0 72fffad926SBin Meng #define EMMC_MODE_PCI 1 73fffad926SBin Meng #define EMMC_MODE_ACPI 2 74fffad926SBin Meng 75fffad926SBin Meng #define SATA_SPEED_GEN1 1 76fffad926SBin Meng #define SATA_SPEED_GEN2 2 77fffad926SBin Meng #define SATA_SPEED_GEN3 3 78fffad926SBin Meng 79fffad926SBin Meng #define ISP_PCI_DEV_CONFIG_1 1 80fffad926SBin Meng #define ISP_PCI_DEV_CONFIG_2 2 81fffad926SBin Meng #define ISP_PCI_DEV_CONFIG_3 3 82fffad926SBin Meng 83fffad926SBin Meng #define PNP_SETTING_DISABLED 0 84fffad926SBin Meng #define PNP_SETTING_POWER 1 85fffad926SBin Meng #define PNP_SETTING_PERF 2 86fffad926SBin Meng #define PNP_SETTING_POWER_AND_PERF 3 87fffad926SBin Meng 88fffad926SBin Meng #endif /* __FSP_CONFIGS_H__ */ 89