1ade8127aSBin Meng/dts-v1/; 2ade8127aSBin Meng 3ade8127aSBin Meng/include/ "skeleton.dtsi" 4ade8127aSBin Meng/include/ "serial.dtsi" 5ade8127aSBin Meng 6ade8127aSBin Meng/ { 7ade8127aSBin Meng model = "Google Link"; 8ade8127aSBin Meng compatible = "google,link", "intel,celeron-ivybridge"; 9ade8127aSBin Meng 10a9aff2f4SSimon Glass aliases { 11a9aff2f4SSimon Glass spi0 = "/spi"; 12a9aff2f4SSimon Glass }; 13a9aff2f4SSimon Glass 14ade8127aSBin Meng config { 15ade8127aSBin Meng silent_console = <0>; 16ade8127aSBin Meng }; 17ade8127aSBin Meng 18ade8127aSBin Meng gpioa { 19ade8127aSBin Meng compatible = "intel,ich6-gpio"; 20ade8127aSBin Meng u-boot,dm-pre-reloc; 21ade8127aSBin Meng reg = <0 0x10>; 22ade8127aSBin Meng bank-name = "A"; 23ade8127aSBin Meng }; 24ade8127aSBin Meng 25ade8127aSBin Meng gpiob { 26ade8127aSBin Meng compatible = "intel,ich6-gpio"; 27ade8127aSBin Meng u-boot,dm-pre-reloc; 28ade8127aSBin Meng reg = <0x30 0x10>; 29ade8127aSBin Meng bank-name = "B"; 30ade8127aSBin Meng }; 31ade8127aSBin Meng 32ade8127aSBin Meng gpioc { 33ade8127aSBin Meng compatible = "intel,ich6-gpio"; 34ade8127aSBin Meng u-boot,dm-pre-reloc; 35ade8127aSBin Meng reg = <0x40 0x10>; 36ade8127aSBin Meng bank-name = "C"; 37ade8127aSBin Meng }; 38ade8127aSBin Meng 39ade8127aSBin Meng chosen { 40ade8127aSBin Meng stdout-path = "/serial"; 41ade8127aSBin Meng }; 42ade8127aSBin Meng 43ade8127aSBin Meng spd { 44ade8127aSBin Meng compatible = "memory-spd"; 45ade8127aSBin Meng #address-cells = <1>; 46ade8127aSBin Meng #size-cells = <0>; 47ade8127aSBin Meng elpida_4Gb_1600_x16 { 48ade8127aSBin Meng reg = <0>; 49ade8127aSBin Meng data = [92 10 0b 03 04 19 02 02 50ade8127aSBin Meng 03 52 01 08 0a 00 fe 00 51ade8127aSBin Meng 69 78 69 3c 69 11 18 81 52ade8127aSBin Meng 20 08 3c 3c 01 40 83 81 53ade8127aSBin Meng 00 00 00 00 00 00 00 00 54ade8127aSBin Meng 00 00 00 00 00 00 00 00 55ade8127aSBin Meng 00 00 00 00 00 00 00 00 56ade8127aSBin Meng 00 00 00 00 0f 11 42 00 57ade8127aSBin Meng 00 00 00 00 00 00 00 00 58ade8127aSBin Meng 00 00 00 00 00 00 00 00 59ade8127aSBin Meng 00 00 00 00 00 00 00 00 60ade8127aSBin Meng 00 00 00 00 00 00 00 00 61ade8127aSBin Meng 00 00 00 00 00 00 00 00 62ade8127aSBin Meng 00 00 00 00 00 00 00 00 63ade8127aSBin Meng 00 00 00 00 00 02 fe 00 64ade8127aSBin Meng 11 52 00 00 00 07 7f 37 65ade8127aSBin Meng 45 42 4a 32 30 55 47 36 66ade8127aSBin Meng 45 42 55 30 2d 47 4e 2d 67ade8127aSBin Meng 46 20 30 20 02 fe 00 00 68ade8127aSBin Meng 00 00 00 00 00 00 00 00 69ade8127aSBin Meng 00 00 00 00 00 00 00 00 70ade8127aSBin Meng 00 00 00 00 00 00 00 00 71ade8127aSBin Meng 00 00 00 00 00 00 00 00 72ade8127aSBin Meng 00 00 00 00 00 00 00 00 73ade8127aSBin Meng 00 00 00 00 00 00 00 00 74ade8127aSBin Meng 00 00 00 00 00 00 00 00 75ade8127aSBin Meng 00 00 00 00 00 00 00 00 76ade8127aSBin Meng 00 00 00 00 00 00 00 00 77ade8127aSBin Meng 00 00 00 00 00 00 00 00 78ade8127aSBin Meng 00 00 00 00 00 00 00 00 79ade8127aSBin Meng 00 00 00 00 00 00 00 00 80ade8127aSBin Meng 00 00 00 00 00 00 00 00]; 81ade8127aSBin Meng }; 82ade8127aSBin Meng samsung_4Gb_1600_1.35v_x16 { 83ade8127aSBin Meng reg = <1>; 84ade8127aSBin Meng data = [92 11 0b 03 04 19 02 02 85ade8127aSBin Meng 03 11 01 08 0a 00 fe 00 86ade8127aSBin Meng 69 78 69 3c 69 11 18 81 87ade8127aSBin Meng f0 0a 3c 3c 01 40 83 01 88ade8127aSBin Meng 00 80 00 00 00 00 00 00 89ade8127aSBin Meng 00 00 00 00 00 00 00 00 90ade8127aSBin Meng 00 00 00 00 00 00 00 00 91ade8127aSBin Meng 00 00 00 00 0f 11 02 00 92ade8127aSBin Meng 00 00 00 00 00 00 00 00 93ade8127aSBin Meng 00 00 00 00 00 00 00 00 94ade8127aSBin Meng 00 00 00 00 00 00 00 00 95ade8127aSBin Meng 00 00 00 00 00 00 00 00 96ade8127aSBin Meng 00 00 00 00 00 00 00 00 97ade8127aSBin Meng 00 00 00 00 00 00 00 00 98ade8127aSBin Meng 00 00 00 00 00 80 ce 01 99ade8127aSBin Meng 00 00 00 00 00 00 6a 04 100ade8127aSBin Meng 4d 34 37 31 42 35 36 37 101ade8127aSBin Meng 34 42 48 30 2d 59 4b 30 102ade8127aSBin Meng 20 20 00 00 80 ce 00 00 103ade8127aSBin Meng 00 00 00 00 00 00 00 00 104ade8127aSBin Meng 00 00 00 00 00 00 00 00 105ade8127aSBin Meng 00 00 00 00 00 00 00 00 106ade8127aSBin Meng 00 00 00 00 00 00 00 00 107ade8127aSBin Meng 00 00 00 00 00 00 00 00 108ade8127aSBin Meng 00 00 00 00 00 00 00 00 109ade8127aSBin Meng 00 00 00 00 00 00 00 00 110ade8127aSBin Meng 00 00 00 00 00 00 00 00 111ade8127aSBin Meng 00 00 00 00 00 00 00 00 112ade8127aSBin Meng 00 00 00 00 00 00 00 00 113ade8127aSBin Meng 00 00 00 00 00 00 00 00 114ade8127aSBin Meng 00 00 00 00 00 00 00 00 115ade8127aSBin Meng 00 00 00 00 00 00 00 00]; 116ade8127aSBin Meng }; 117ade8127aSBin Meng micron_4Gb_1600_1.35v_x16 { 118ade8127aSBin Meng reg = <2>; 119ade8127aSBin Meng data = [92 11 0b 03 04 19 02 02 120ade8127aSBin Meng 03 11 01 08 0a 00 fe 00 121ade8127aSBin Meng 69 78 69 3c 69 11 18 81 122ade8127aSBin Meng 20 08 3c 3c 01 40 83 05 123ade8127aSBin Meng 00 00 00 00 00 00 00 00 124ade8127aSBin Meng 00 00 00 00 00 00 00 00 125ade8127aSBin Meng 00 00 00 00 00 00 00 00 126ade8127aSBin Meng 00 00 00 00 0f 01 02 00 127ade8127aSBin Meng 00 00 00 00 00 00 00 00 128ade8127aSBin Meng 00 00 00 00 00 00 00 00 129ade8127aSBin Meng 00 00 00 00 00 00 00 00 130ade8127aSBin Meng 00 00 00 00 00 00 00 00 131ade8127aSBin Meng 00 00 00 00 00 00 00 00 132ade8127aSBin Meng 00 00 00 00 00 00 00 00 133ade8127aSBin Meng 00 00 00 00 00 80 2c 00 134ade8127aSBin Meng 00 00 00 00 00 00 ad 75 135ade8127aSBin Meng 34 4b 54 46 32 35 36 36 136ade8127aSBin Meng 34 48 5a 2d 31 47 36 45 137ade8127aSBin Meng 31 20 45 31 80 2c 00 00 138ade8127aSBin Meng 00 00 00 00 00 00 00 00 139ade8127aSBin Meng 00 00 00 00 00 00 00 00 140ade8127aSBin Meng 00 00 00 00 00 00 00 00 141ade8127aSBin Meng ff ff ff ff ff ff ff ff 142ade8127aSBin Meng ff ff ff ff ff ff ff ff 143ade8127aSBin Meng ff ff ff ff ff ff ff ff 144ade8127aSBin Meng ff ff ff ff ff ff ff ff 145ade8127aSBin Meng ff ff ff ff ff ff ff ff 146ade8127aSBin Meng ff ff ff ff ff ff ff ff 147ade8127aSBin Meng ff ff ff ff ff ff ff ff 148ade8127aSBin Meng ff ff ff ff ff ff ff ff 149ade8127aSBin Meng ff ff ff ff ff ff ff ff 150ade8127aSBin Meng ff ff ff ff ff ff ff ff]; 151ade8127aSBin Meng }; 152ade8127aSBin Meng }; 153ade8127aSBin Meng 154ade8127aSBin Meng spi { 155ade8127aSBin Meng #address-cells = <1>; 156ade8127aSBin Meng #size-cells = <0>; 157a9aff2f4SSimon Glass compatible = "intel,ich-spi"; 158ade8127aSBin Meng spi-flash@0 { 159a9aff2f4SSimon Glass #size-cells = <1>; 160a9aff2f4SSimon Glass #address-cells = <1>; 161ade8127aSBin Meng reg = <0>; 162ade8127aSBin Meng compatible = "winbond,w25q64", "spi-flash"; 163ade8127aSBin Meng memory-map = <0xff800000 0x00800000>; 164a9aff2f4SSimon Glass rw-mrc-cache { 165a9aff2f4SSimon Glass label = "rw-mrc-cache"; 166a9aff2f4SSimon Glass /* Alignment: 4k (for updating) */ 167a9aff2f4SSimon Glass reg = <0x003e0000 0x00010000>; 168a9aff2f4SSimon Glass type = "wiped"; 169a9aff2f4SSimon Glass wipe-value = [ff]; 170a9aff2f4SSimon Glass }; 171ade8127aSBin Meng }; 172ade8127aSBin Meng }; 173ade8127aSBin Meng 174ade8127aSBin Meng pci { 175801f4f1bSSimon Glass compatible = "intel,pci-ivybridge", "pci-x86"; 176801f4f1bSSimon Glass #address-cells = <3>; 177801f4f1bSSimon Glass #size-cells = <2>; 178801f4f1bSSimon Glass u-boot,dm-pre-reloc; 179801f4f1bSSimon Glass ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000 180801f4f1bSSimon Glass 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000 181801f4f1bSSimon Glass 0x01000000 0x0 0x1000 0x1000 0 0xefff>; 182ade8127aSBin Meng sata { 183ade8127aSBin Meng compatible = "intel,pantherpoint-ahci"; 184ade8127aSBin Meng intel,sata-mode = "ahci"; 185ade8127aSBin Meng intel,sata-port-map = <1>; 186ade8127aSBin Meng intel,sata-port0-gen3-tx = <0x00880a7f>; 187ade8127aSBin Meng }; 188ade8127aSBin Meng 189ade8127aSBin Meng gma { 190ade8127aSBin Meng compatible = "intel,gma"; 191ade8127aSBin Meng intel,dp_hotplug = <0 0 0x06>; 192ade8127aSBin Meng intel,panel-port-select = <1>; 193ade8127aSBin Meng intel,panel-power-cycle-delay = <6>; 194ade8127aSBin Meng intel,panel-power-up-delay = <2000>; 195ade8127aSBin Meng intel,panel-power-down-delay = <500>; 196ade8127aSBin Meng intel,panel-power-backlight-on-delay = <2000>; 197ade8127aSBin Meng intel,panel-power-backlight-off-delay = <2000>; 198ade8127aSBin Meng intel,cpu-backlight = <0x00000200>; 199ade8127aSBin Meng intel,pch-backlight = <0x04000000>; 200ade8127aSBin Meng }; 201ade8127aSBin Meng 202ade8127aSBin Meng lpc { 203*aad78d27SSimon Glass reg = <0x0000f800 0 0 0 0>; 204*aad78d27SSimon Glass compatible = "intel,bd82x6x"; 205ade8127aSBin Meng #address-cells = <1>; 206ade8127aSBin Meng #size-cells = <1>; 207ade8127aSBin Meng gen-dec = <0x800 0xfc 0x900 0xfc>; 208ade8127aSBin Meng intel,gen-dec = <0x800 0xfc 0x900 0xfc>; 209ade8127aSBin Meng intel,pirq-routing = <0x8b 0x8a 0x8b 0x8b 210ade8127aSBin Meng 0x80 0x80 0x80 0x80>; 211ade8127aSBin Meng intel,gpi-routing = <0 0 0 0 0 0 0 2 212ade8127aSBin Meng 1 0 0 0 0 0 0 0>; 213ade8127aSBin Meng /* Enable EC SMI source */ 214ade8127aSBin Meng intel,alt-gp-smi-enable = <0x0100>; 215ade8127aSBin Meng 216ade8127aSBin Meng cros-ec@200 { 217ade8127aSBin Meng compatible = "google,cros-ec"; 218ade8127aSBin Meng reg = <0x204 1 0x200 1 0x880 0x80>; 219ade8127aSBin Meng 220ade8127aSBin Meng /* Describes the flash memory within the EC */ 221ade8127aSBin Meng #address-cells = <1>; 222ade8127aSBin Meng #size-cells = <1>; 223ade8127aSBin Meng flash@8000000 { 224ade8127aSBin Meng reg = <0x08000000 0x20000>; 225ade8127aSBin Meng erase-value = <0xff>; 226ade8127aSBin Meng }; 227ade8127aSBin Meng }; 228ade8127aSBin Meng }; 229ade8127aSBin Meng }; 230ade8127aSBin Meng 231ade8127aSBin Meng microcode { 232ade8127aSBin Meng update@0 { 233ade8127aSBin Meng#include "microcode/m12306a9_0000001b.dtsi" 234ade8127aSBin Meng }; 235ade8127aSBin Meng }; 236ade8127aSBin Meng 237ade8127aSBin Meng}; 238