1797c3c13SMichael Kurz #ifndef _DT_BINDINGS_STM32F746_PINFUNC_H
2797c3c13SMichael Kurz #define _DT_BINDINGS_STM32F746_PINFUNC_H
3797c3c13SMichael Kurz 
4797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_GPIO 0x0
5797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_TIM2_CH1_TIM2_ETR 0x2
6797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_TIM5_CH1 0x3
7797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_TIM8_ETR 0x4
8797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_USART2_CTS 0x8
9797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_UART4_TX 0x9
10797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_SAI2_SD_B 0xb
11797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_ETH_MII_CRS 0xc
12797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_EVENTOUT 0x10
13797c3c13SMichael Kurz #define STM32F746_PA0_FUNC_ANALOG 0x11
14797c3c13SMichael Kurz 
15797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_GPIO 0x100
16797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_TIM2_CH2 0x102
17797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_TIM5_CH2 0x103
18797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_USART2_RTS 0x108
19797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_UART4_RX 0x109
20797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_QUADSPI_BK1_IO3 0x10a
21797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_SAI2_MCLK_B 0x10b
22797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_ETH_MII_RX_CLK_ETH_RMII_REF_CLK 0x10c
23797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_LCD_R2 0x10f
24797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_EVENTOUT 0x110
25797c3c13SMichael Kurz #define STM32F746_PA1_FUNC_ANALOG 0x111
26797c3c13SMichael Kurz 
27797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_GPIO 0x200
28797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_TIM2_CH3 0x202
29797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_TIM5_CH3 0x203
30797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_TIM9_CH1 0x204
31797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_USART2_TX 0x208
32797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_SAI2_SCK_B 0x209
33797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_ETH_MDIO 0x20c
34797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_LCD_R1 0x20f
35797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_EVENTOUT 0x210
36797c3c13SMichael Kurz #define STM32F746_PA2_FUNC_ANALOG 0x211
37797c3c13SMichael Kurz 
38797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_GPIO 0x300
39797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_TIM2_CH4 0x302
40797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_TIM5_CH4 0x303
41797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_TIM9_CH2 0x304
42797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_USART2_RX 0x308
43797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_OTG_HS_ULPI_D0 0x30b
44797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_ETH_MII_COL 0x30c
45797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_LCD_B5 0x30f
46797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_EVENTOUT 0x310
47797c3c13SMichael Kurz #define STM32F746_PA3_FUNC_ANALOG 0x311
48797c3c13SMichael Kurz 
49797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_GPIO 0x400
50797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_SPI1_NSS_I2S1_WS 0x406
51797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_SPI3_NSS_I2S3_WS 0x407
52797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_USART2_CK 0x408
53797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_OTG_HS_SOF 0x40d
54797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_DCMI_HSYNC 0x40e
55797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_LCD_VSYNC 0x40f
56797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_EVENTOUT 0x410
57797c3c13SMichael Kurz #define STM32F746_PA4_FUNC_ANALOG 0x411
58797c3c13SMichael Kurz 
59797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_GPIO 0x500
60797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_TIM2_CH1_TIM2_ETR 0x502
61797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_TIM8_CH1N 0x504
62797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_SPI1_SCK_I2S1_CK 0x506
63797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_OTG_HS_ULPI_CK 0x50b
64797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_LCD_R4 0x50f
65797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_EVENTOUT 0x510
66797c3c13SMichael Kurz #define STM32F746_PA5_FUNC_ANALOG 0x511
67797c3c13SMichael Kurz 
68797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_GPIO 0x600
69797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_TIM1_BKIN 0x602
70797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_TIM3_CH1 0x603
71797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_TIM8_BKIN 0x604
72797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_SPI1_MISO 0x606
73797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_TIM13_CH1 0x60a
74797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_DCMI_PIXCLK 0x60e
75797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_LCD_G2 0x60f
76797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_EVENTOUT 0x610
77797c3c13SMichael Kurz #define STM32F746_PA6_FUNC_ANALOG 0x611
78797c3c13SMichael Kurz 
79797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_GPIO 0x700
80797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_TIM1_CH1N 0x702
81797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_TIM3_CH2 0x703
82797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_TIM8_CH1N 0x704
83797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_SPI1_MOSI_I2S1_SD 0x706
84797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_TIM14_CH1 0x70a
85797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_ETH_MII_RX_DV_ETH_RMII_CRS_DV 0x70c
86797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_FMC_SDNWE 0x70d
87797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_EVENTOUT 0x710
88797c3c13SMichael Kurz #define STM32F746_PA7_FUNC_ANALOG 0x711
89797c3c13SMichael Kurz 
90797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_GPIO 0x800
91797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_MCO1 0x801
92797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_TIM1_CH1 0x802
93797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_TIM8_BKIN2 0x804
94797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_I2C3_SCL 0x805
95797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_USART1_CK 0x808
96797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_OTG_FS_SOF 0x80b
97797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_LCD_R6 0x80f
98797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_EVENTOUT 0x810
99797c3c13SMichael Kurz #define STM32F746_PA8_FUNC_ANALOG 0x811
100797c3c13SMichael Kurz 
101797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_GPIO 0x900
102797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_TIM1_CH2 0x902
103797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_I2C3_SMBA 0x905
104797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_SPI2_SCK_I2S2_CK 0x906
105797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_USART1_TX 0x908
106797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_DCMI_D0 0x90e
107797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_EVENTOUT 0x910
108797c3c13SMichael Kurz #define STM32F746_PA9_FUNC_ANALOG 0x911
109797c3c13SMichael Kurz 
110797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_GPIO 0xa00
111797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_TIM1_CH3 0xa02
112797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_USART1_RX 0xa08
113797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_OTG_FS_ID 0xa0b
114797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_DCMI_D1 0xa0e
115797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_EVENTOUT 0xa10
116797c3c13SMichael Kurz #define STM32F746_PA10_FUNC_ANALOG 0xa11
117797c3c13SMichael Kurz 
118797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_GPIO 0xb00
119797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_TIM1_CH4 0xb02
120797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_USART1_CTS 0xb08
121797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_CAN1_RX 0xb0a
122797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_OTG_FS_DM 0xb0b
123797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_LCD_R4 0xb0f
124797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_EVENTOUT 0xb10
125797c3c13SMichael Kurz #define STM32F746_PA11_FUNC_ANALOG 0xb11
126797c3c13SMichael Kurz 
127797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_GPIO 0xc00
128797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_TIM1_ETR 0xc02
129797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_USART1_RTS 0xc08
130797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_SAI2_FS_B 0xc09
131797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_CAN1_TX 0xc0a
132797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_OTG_FS_DP 0xc0b
133797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_LCD_R5 0xc0f
134797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_EVENTOUT 0xc10
135797c3c13SMichael Kurz #define STM32F746_PA12_FUNC_ANALOG 0xc11
136797c3c13SMichael Kurz 
137797c3c13SMichael Kurz #define STM32F746_PA13_FUNC_GPIO 0xd00
138797c3c13SMichael Kurz #define STM32F746_PA13_FUNC_JTMS_SWDIO 0xd01
139797c3c13SMichael Kurz #define STM32F746_PA13_FUNC_EVENTOUT 0xd10
140797c3c13SMichael Kurz #define STM32F746_PA13_FUNC_ANALOG 0xd11
141797c3c13SMichael Kurz 
142797c3c13SMichael Kurz #define STM32F746_PA14_FUNC_GPIO 0xe00
143797c3c13SMichael Kurz #define STM32F746_PA14_FUNC_JTCK_SWCLK 0xe01
144797c3c13SMichael Kurz #define STM32F746_PA14_FUNC_EVENTOUT 0xe10
145797c3c13SMichael Kurz #define STM32F746_PA14_FUNC_ANALOG 0xe11
146797c3c13SMichael Kurz 
147797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_GPIO 0xf00
148797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_JTDI 0xf01
149797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_TIM2_CH1_TIM2_ETR 0xf02
150797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_HDMI_CEC 0xf05
151797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_SPI1_NSS_I2S1_WS 0xf06
152797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_SPI3_NSS_I2S3_WS 0xf07
153797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_UART4_RTS 0xf09
154797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_EVENTOUT 0xf10
155797c3c13SMichael Kurz #define STM32F746_PA15_FUNC_ANALOG 0xf11
156797c3c13SMichael Kurz 
157797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_GPIO 0x1000
158797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_TIM1_CH2N 0x1002
159797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_TIM3_CH3 0x1003
160797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_TIM8_CH2N 0x1004
161797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_UART4_CTS 0x1009
162797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_LCD_R3 0x100a
163797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_OTG_HS_ULPI_D1 0x100b
164797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_ETH_MII_RXD2 0x100c
165797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_EVENTOUT 0x1010
166797c3c13SMichael Kurz #define STM32F746_PB0_FUNC_ANALOG 0x1011
167797c3c13SMichael Kurz 
168797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_GPIO 0x1100
169797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_TIM1_CH3N 0x1102
170797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_TIM3_CH4 0x1103
171797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_TIM8_CH3N 0x1104
172797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_LCD_R6 0x110a
173797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_OTG_HS_ULPI_D2 0x110b
174797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_ETH_MII_RXD3 0x110c
175797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_EVENTOUT 0x1110
176797c3c13SMichael Kurz #define STM32F746_PB1_FUNC_ANALOG 0x1111
177797c3c13SMichael Kurz 
178797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_GPIO 0x1200
179797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_SAI1_SD_A 0x1207
180797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_SPI3_MOSI_I2S3_SD 0x1208
181797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_QUADSPI_CLK 0x120a
182797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_EVENTOUT 0x1210
183797c3c13SMichael Kurz #define STM32F746_PB2_FUNC_ANALOG 0x1211
184797c3c13SMichael Kurz 
185797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_GPIO 0x1300
186797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_JTDO_TRACESWO 0x1301
187797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_TIM2_CH2 0x1302
188797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_SPI1_SCK_I2S1_CK 0x1306
189797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_SPI3_SCK_I2S3_CK 0x1307
190*77729bd7SPatrice Chotard 
191*77729bd7SPatrice Chotard #define STM32F769_PB3_FUNC_SDMMC2_D2 0x130b
192*77729bd7SPatrice Chotard 
193797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_EVENTOUT 0x1310
194797c3c13SMichael Kurz #define STM32F746_PB3_FUNC_ANALOG 0x1311
195797c3c13SMichael Kurz 
196797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_GPIO 0x1400
197797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_NJTRST 0x1401
198797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_TIM3_CH1 0x1403
199797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_SPI1_MISO 0x1406
200797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_SPI3_MISO 0x1407
201797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_SPI2_NSS_I2S2_WS 0x1408
202*77729bd7SPatrice Chotard 
203*77729bd7SPatrice Chotard #define STM32F769_PB4_FUNC_SDMMC2_D3 0x140b
204*77729bd7SPatrice Chotard 
205797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_EVENTOUT 0x1410
206797c3c13SMichael Kurz #define STM32F746_PB4_FUNC_ANALOG 0x1411
207797c3c13SMichael Kurz 
208797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_GPIO 0x1500
209797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_TIM3_CH2 0x1503
210797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_I2C1_SMBA 0x1505
211797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_SPI1_MOSI_I2S1_SD 0x1506
212797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_SPI3_MOSI_I2S3_SD 0x1507
213797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_CAN2_RX 0x150a
214797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_OTG_HS_ULPI_D7 0x150b
215797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_ETH_PPS_OUT 0x150c
216797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_FMC_SDCKE1 0x150d
217797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_DCMI_D10 0x150e
218797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_EVENTOUT 0x1510
219797c3c13SMichael Kurz #define STM32F746_PB5_FUNC_ANALOG 0x1511
220797c3c13SMichael Kurz 
221797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_GPIO 0x1600
222797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_TIM4_CH1 0x1603
223797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_HDMI_CEC 0x1604
224797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_I2C1_SCL 0x1605
225797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_USART1_TX 0x1608
226797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_CAN2_TX 0x160a
227797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_QUADSPI_BK1_NCS 0x160b
228797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_FMC_SDNE1 0x160d
229797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_DCMI_D5 0x160e
230797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_EVENTOUT 0x1610
231797c3c13SMichael Kurz #define STM32F746_PB6_FUNC_ANALOG 0x1611
232797c3c13SMichael Kurz 
233797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_GPIO 0x1700
234797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_TIM4_CH2 0x1703
235797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_I2C1_SDA 0x1705
236797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_USART1_RX 0x1708
237797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_FMC_NL 0x170d
238797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_DCMI_VSYNC 0x170e
239797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_EVENTOUT 0x1710
240797c3c13SMichael Kurz #define STM32F746_PB7_FUNC_ANALOG 0x1711
241797c3c13SMichael Kurz 
242797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_GPIO 0x1800
243797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_TIM4_CH3 0x1803
244797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_TIM10_CH1 0x1804
245797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_I2C1_SCL 0x1805
246797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_CAN1_RX 0x180a
247797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_ETH_MII_TXD3 0x180c
248797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_SDMMC1_D4 0x180d
249797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_DCMI_D6 0x180e
250797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_LCD_B6 0x180f
251797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_EVENTOUT 0x1810
252797c3c13SMichael Kurz #define STM32F746_PB8_FUNC_ANALOG 0x1811
253797c3c13SMichael Kurz 
254797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_GPIO 0x1900
255797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_TIM4_CH4 0x1903
256797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_TIM11_CH1 0x1904
257797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_I2C1_SDA 0x1905
258797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_SPI2_NSS_I2S2_WS 0x1906
259797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_CAN1_TX 0x190a
260797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_SDMMC1_D5 0x190d
261797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_DCMI_D7 0x190e
262797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_LCD_B7 0x190f
263797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_EVENTOUT 0x1910
264797c3c13SMichael Kurz #define STM32F746_PB9_FUNC_ANALOG 0x1911
265797c3c13SMichael Kurz 
266797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_GPIO 0x1a00
267797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_TIM2_CH3 0x1a02
268797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_I2C2_SCL 0x1a05
269797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_SPI2_SCK_I2S2_CK 0x1a06
270797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_USART3_TX 0x1a08
271797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_OTG_HS_ULPI_D3 0x1a0b
272797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_ETH_MII_RX_ER 0x1a0c
273797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_LCD_G4 0x1a0f
274797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_EVENTOUT 0x1a10
275797c3c13SMichael Kurz #define STM32F746_PB10_FUNC_ANALOG 0x1a11
276797c3c13SMichael Kurz 
277797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_GPIO 0x1b00
278797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_TIM2_CH4 0x1b02
279797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_I2C2_SDA 0x1b05
280797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_USART3_RX 0x1b08
281797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_OTG_HS_ULPI_D4 0x1b0b
282797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_ETH_MII_TX_EN_ETH_RMII_TX_EN 0x1b0c
283797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_LCD_G5 0x1b0f
284797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_EVENTOUT 0x1b10
285797c3c13SMichael Kurz #define STM32F746_PB11_FUNC_ANALOG 0x1b11
286797c3c13SMichael Kurz 
287797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_GPIO 0x1c00
288797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_TIM1_BKIN 0x1c02
289797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_I2C2_SMBA 0x1c05
290797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_SPI2_NSS_I2S2_WS 0x1c06
291797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_USART3_CK 0x1c08
292797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_CAN2_RX 0x1c0a
293797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_OTG_HS_ULPI_D5 0x1c0b
294797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0 0x1c0c
295797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_OTG_HS_ID 0x1c0d
296797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_EVENTOUT 0x1c10
297797c3c13SMichael Kurz #define STM32F746_PB12_FUNC_ANALOG 0x1c11
298797c3c13SMichael Kurz 
299797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_GPIO 0x1d00
300797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_TIM1_CH1N 0x1d02
301797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_SPI2_SCK_I2S2_CK 0x1d06
302797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_USART3_CTS 0x1d08
303797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_CAN2_TX 0x1d0a
304797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_OTG_HS_ULPI_D6 0x1d0b
305797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1 0x1d0c
306797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_EVENTOUT 0x1d10
307797c3c13SMichael Kurz #define STM32F746_PB13_FUNC_ANALOG 0x1d11
308797c3c13SMichael Kurz 
309797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_GPIO 0x1e00
310797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_TIM1_CH2N 0x1e02
311797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_TIM8_CH2N 0x1e04
312797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_SPI2_MISO 0x1e06
313797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_USART3_RTS 0x1e08
314797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_TIM12_CH1 0x1e0a
315797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_OTG_HS_DM 0x1e0d
316797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_EVENTOUT 0x1e10
317797c3c13SMichael Kurz #define STM32F746_PB14_FUNC_ANALOG 0x1e11
318797c3c13SMichael Kurz 
319797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_GPIO 0x1f00
320797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_RTC_REFIN 0x1f01
321797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_TIM1_CH3N 0x1f02
322797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_TIM8_CH3N 0x1f04
323797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_SPI2_MOSI_I2S2_SD 0x1f06
324797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_TIM12_CH2 0x1f0a
325797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_OTG_HS_DP 0x1f0d
326797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_EVENTOUT 0x1f10
327797c3c13SMichael Kurz #define STM32F746_PB15_FUNC_ANALOG 0x1f11
328797c3c13SMichael Kurz 
329797c3c13SMichael Kurz 
330797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_GPIO 0x2000
331797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_SAI2_FS_B 0x2009
332797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_OTG_HS_ULPI_STP 0x200b
333797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_FMC_SDNWE 0x200d
334797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_LCD_R5 0x200f
335797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_EVENTOUT 0x2010
336797c3c13SMichael Kurz #define STM32F746_PC0_FUNC_ANALOG 0x2011
337797c3c13SMichael Kurz 
338797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_GPIO 0x2100
339797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_TRACED0 0x2101
340797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_SPI2_MOSI_I2S2_SD 0x2106
341797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_SAI1_SD_A 0x2107
342797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_ETH_MDC 0x210c
343797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_EVENTOUT 0x2110
344797c3c13SMichael Kurz #define STM32F746_PC1_FUNC_ANALOG 0x2111
345797c3c13SMichael Kurz 
346797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_GPIO 0x2200
347797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_SPI2_MISO 0x2206
348797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_OTG_HS_ULPI_DIR 0x220b
349797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_ETH_MII_TXD2 0x220c
350797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_FMC_SDNE0 0x220d
351797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_EVENTOUT 0x2210
352797c3c13SMichael Kurz #define STM32F746_PC2_FUNC_ANALOG 0x2211
353797c3c13SMichael Kurz 
354797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_GPIO 0x2300
355797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_SPI2_MOSI_I2S2_SD 0x2306
356797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_OTG_HS_ULPI_NXT 0x230b
357797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_ETH_MII_TX_CLK 0x230c
358797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_FMC_SDCKE0 0x230d
359797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_EVENTOUT 0x2310
360797c3c13SMichael Kurz #define STM32F746_PC3_FUNC_ANALOG 0x2311
361797c3c13SMichael Kurz 
362797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_GPIO 0x2400
363797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_I2S1_MCK 0x2406
364797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_SPDIFRX_IN2 0x2409
365797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_ETH_MII_RXD0_ETH_RMII_RXD0 0x240c
366797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_FMC_SDNE0 0x240d
367797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_EVENTOUT 0x2410
368797c3c13SMichael Kurz #define STM32F746_PC4_FUNC_ANALOG 0x2411
369797c3c13SMichael Kurz 
370797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_GPIO 0x2500
371797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_SPDIFRX_IN3 0x2509
372797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_ETH_MII_RXD1_ETH_RMII_RXD1 0x250c
373797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_FMC_SDCKE0 0x250d
374797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_EVENTOUT 0x2510
375797c3c13SMichael Kurz #define STM32F746_PC5_FUNC_ANALOG 0x2511
376797c3c13SMichael Kurz 
377797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_GPIO 0x2600
378797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_TIM3_CH1 0x2603
379797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_TIM8_CH1 0x2604
380797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_I2S2_MCK 0x2606
381797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_USART6_TX 0x2609
382797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_SDMMC1_D6 0x260d
383797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_DCMI_D0 0x260e
384797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_LCD_HSYNC 0x260f
385797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_EVENTOUT 0x2610
386797c3c13SMichael Kurz #define STM32F746_PC6_FUNC_ANALOG 0x2611
387797c3c13SMichael Kurz 
388797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_GPIO 0x2700
389797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_TIM3_CH2 0x2703
390797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_TIM8_CH2 0x2704
391797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_I2S3_MCK 0x2707
392797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_USART6_RX 0x2709
393797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_SDMMC1_D7 0x270d
394797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_DCMI_D1 0x270e
395797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_LCD_G6 0x270f
396797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_EVENTOUT 0x2710
397797c3c13SMichael Kurz #define STM32F746_PC7_FUNC_ANALOG 0x2711
398797c3c13SMichael Kurz 
399797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_GPIO 0x2800
400797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_TRACED1 0x2801
401797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_TIM3_CH3 0x2803
402797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_TIM8_CH3 0x2804
403797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_UART5_RTS 0x2808
404797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_USART6_CK 0x2809
405797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_SDMMC1_D0 0x280d
406797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_DCMI_D2 0x280e
407797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_EVENTOUT 0x2810
408797c3c13SMichael Kurz #define STM32F746_PC8_FUNC_ANALOG 0x2811
409797c3c13SMichael Kurz 
410797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_GPIO 0x2900
411797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_MCO2 0x2901
412797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_TIM3_CH4 0x2903
413797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_TIM8_CH4 0x2904
414797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_I2C3_SDA 0x2905
415797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_I2S_CKIN 0x2906
416797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_UART5_CTS 0x2908
417797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_QUADSPI_BK1_IO0 0x290a
418797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_SDMMC1_D1 0x290d
419797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_DCMI_D3 0x290e
420797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_EVENTOUT 0x2910
421797c3c13SMichael Kurz #define STM32F746_PC9_FUNC_ANALOG 0x2911
422797c3c13SMichael Kurz 
423797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_GPIO 0x2a00
424797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_SPI3_SCK_I2S3_CK 0x2a07
425797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_USART3_TX 0x2a08
426797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_UART4_TX 0x2a09
427797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_QUADSPI_BK1_IO1 0x2a0a
428797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_SDMMC1_D2 0x2a0d
429797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_DCMI_D8 0x2a0e
430797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_LCD_R2 0x2a0f
431797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_EVENTOUT 0x2a10
432797c3c13SMichael Kurz #define STM32F746_PC10_FUNC_ANALOG 0x2a11
433797c3c13SMichael Kurz 
434797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_GPIO 0x2b00
435797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_SPI3_MISO 0x2b07
436797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_USART3_RX 0x2b08
437797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_UART4_RX 0x2b09
438797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_QUADSPI_BK2_NCS 0x2b0a
439797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_SDMMC1_D3 0x2b0d
440797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_DCMI_D4 0x2b0e
441797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_EVENTOUT 0x2b10
442797c3c13SMichael Kurz #define STM32F746_PC11_FUNC_ANALOG 0x2b11
443797c3c13SMichael Kurz 
444797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_GPIO 0x2c00
445797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_TRACED3 0x2c01
446797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_SPI3_MOSI_I2S3_SD 0x2c07
447797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_USART3_CK 0x2c08
448797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_UART5_TX 0x2c09
449797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_SDMMC1_CK 0x2c0d
450797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_DCMI_D9 0x2c0e
451797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_EVENTOUT 0x2c10
452797c3c13SMichael Kurz #define STM32F746_PC12_FUNC_ANALOG 0x2c11
453797c3c13SMichael Kurz 
454797c3c13SMichael Kurz #define STM32F746_PC13_FUNC_GPIO 0x2d00
455797c3c13SMichael Kurz #define STM32F746_PC13_FUNC_EVENTOUT 0x2d10
456797c3c13SMichael Kurz #define STM32F746_PC13_FUNC_ANALOG 0x2d11
457797c3c13SMichael Kurz 
458797c3c13SMichael Kurz #define STM32F746_PC14_FUNC_GPIO 0x2e00
459797c3c13SMichael Kurz #define STM32F746_PC14_FUNC_EVENTOUT 0x2e10
460797c3c13SMichael Kurz #define STM32F746_PC14_FUNC_ANALOG 0x2e11
461797c3c13SMichael Kurz 
462797c3c13SMichael Kurz #define STM32F746_PC15_FUNC_GPIO 0x2f00
463797c3c13SMichael Kurz #define STM32F746_PC15_FUNC_EVENTOUT 0x2f10
464797c3c13SMichael Kurz #define STM32F746_PC15_FUNC_ANALOG 0x2f11
465797c3c13SMichael Kurz 
466797c3c13SMichael Kurz 
467797c3c13SMichael Kurz #define STM32F746_PD0_FUNC_GPIO 0x3000
468797c3c13SMichael Kurz #define STM32F746_PD0_FUNC_CAN1_RX 0x300a
469797c3c13SMichael Kurz #define STM32F746_PD0_FUNC_FMC_D2 0x300d
470797c3c13SMichael Kurz #define STM32F746_PD0_FUNC_EVENTOUT 0x3010
471797c3c13SMichael Kurz #define STM32F746_PD0_FUNC_ANALOG 0x3011
472797c3c13SMichael Kurz 
473797c3c13SMichael Kurz #define STM32F746_PD1_FUNC_GPIO 0x3100
474797c3c13SMichael Kurz #define STM32F746_PD1_FUNC_CAN1_TX 0x310a
475797c3c13SMichael Kurz #define STM32F746_PD1_FUNC_FMC_D3 0x310d
476797c3c13SMichael Kurz #define STM32F746_PD1_FUNC_EVENTOUT 0x3110
477797c3c13SMichael Kurz #define STM32F746_PD1_FUNC_ANALOG 0x3111
478797c3c13SMichael Kurz 
479797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_GPIO 0x3200
480797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_TRACED2 0x3201
481797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_TIM3_ETR 0x3203
482797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_UART5_RX 0x3209
483797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_SDMMC1_CMD 0x320d
484797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_DCMI_D11 0x320e
485797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_EVENTOUT 0x3210
486797c3c13SMichael Kurz #define STM32F746_PD2_FUNC_ANALOG 0x3211
487797c3c13SMichael Kurz 
488797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_GPIO 0x3300
489797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_SPI2_SCK_I2S2_CK 0x3306
490797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_USART2_CTS 0x3308
491797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_FMC_CLK 0x330d
492797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_DCMI_D5 0x330e
493797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_LCD_G7 0x330f
494797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_EVENTOUT 0x3310
495797c3c13SMichael Kurz #define STM32F746_PD3_FUNC_ANALOG 0x3311
496797c3c13SMichael Kurz 
497797c3c13SMichael Kurz #define STM32F746_PD4_FUNC_GPIO 0x3400
498797c3c13SMichael Kurz #define STM32F746_PD4_FUNC_USART2_RTS 0x3408
499797c3c13SMichael Kurz #define STM32F746_PD4_FUNC_FMC_NOE 0x340d
500797c3c13SMichael Kurz #define STM32F746_PD4_FUNC_EVENTOUT 0x3410
501797c3c13SMichael Kurz #define STM32F746_PD4_FUNC_ANALOG 0x3411
502797c3c13SMichael Kurz 
503797c3c13SMichael Kurz #define STM32F746_PD5_FUNC_GPIO 0x3500
504797c3c13SMichael Kurz #define STM32F746_PD5_FUNC_USART2_TX 0x3508
505797c3c13SMichael Kurz #define STM32F746_PD5_FUNC_FMC_NWE 0x350d
506797c3c13SMichael Kurz #define STM32F746_PD5_FUNC_EVENTOUT 0x3510
507797c3c13SMichael Kurz #define STM32F746_PD5_FUNC_ANALOG 0x3511
508797c3c13SMichael Kurz 
509797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_GPIO 0x3600
510797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_SPI3_MOSI_I2S3_SD 0x3606
511797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_SAI1_SD_A 0x3607
512797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_USART2_RX 0x3608
513*77729bd7SPatrice Chotard 
514*77729bd7SPatrice Chotard #define STM32F769_PD6_FUNC_SDMMC2_CLK 0x360c
515*77729bd7SPatrice Chotard 
516797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_FMC_NWAIT 0x360d
517797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_DCMI_D10 0x360e
518797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_LCD_B2 0x360f
519797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_EVENTOUT 0x3610
520797c3c13SMichael Kurz #define STM32F746_PD6_FUNC_ANALOG 0x3611
521797c3c13SMichael Kurz 
522797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_GPIO 0x3700
523797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_USART2_CK 0x3708
524797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_SPDIFRX_IN0 0x3709
525*77729bd7SPatrice Chotard 
526*77729bd7SPatrice Chotard #define STM32F769_PD7_FUNC_SDMMC2_CMD 0x370c
527*77729bd7SPatrice Chotard 
528797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_FMC_NE1 0x370d
529797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_EVENTOUT 0x3710
530797c3c13SMichael Kurz #define STM32F746_PD7_FUNC_ANALOG 0x3711
531797c3c13SMichael Kurz 
532797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_GPIO 0x3800
533797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_USART3_TX 0x3808
534797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_SPDIFRX_IN1 0x3809
535797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_FMC_D13 0x380d
536797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_EVENTOUT 0x3810
537797c3c13SMichael Kurz #define STM32F746_PD8_FUNC_ANALOG 0x3811
538797c3c13SMichael Kurz 
539797c3c13SMichael Kurz #define STM32F746_PD9_FUNC_GPIO 0x3900
540797c3c13SMichael Kurz #define STM32F746_PD9_FUNC_USART3_RX 0x3908
541797c3c13SMichael Kurz #define STM32F746_PD9_FUNC_FMC_D14 0x390d
542797c3c13SMichael Kurz #define STM32F746_PD9_FUNC_EVENTOUT 0x3910
543797c3c13SMichael Kurz #define STM32F746_PD9_FUNC_ANALOG 0x3911
544797c3c13SMichael Kurz 
545797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_GPIO 0x3a00
546797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_USART3_CK 0x3a08
547797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_FMC_D15 0x3a0d
548797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_LCD_B3 0x3a0f
549797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_EVENTOUT 0x3a10
550797c3c13SMichael Kurz #define STM32F746_PD10_FUNC_ANALOG 0x3a11
551797c3c13SMichael Kurz 
552797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_GPIO 0x3b00
553797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_I2C4_SMBA 0x3b05
554797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_USART3_CTS 0x3b08
555797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_QUADSPI_BK1_IO0 0x3b0a
556797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_SAI2_SD_A 0x3b0b
557797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_FMC_A16_FMC_CLE 0x3b0d
558797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_EVENTOUT 0x3b10
559797c3c13SMichael Kurz #define STM32F746_PD11_FUNC_ANALOG 0x3b11
560797c3c13SMichael Kurz 
561797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_GPIO 0x3c00
562797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_TIM4_CH1 0x3c03
563797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_LPTIM1_IN1 0x3c04
564797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_I2C4_SCL 0x3c05
565797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_USART3_RTS 0x3c08
566797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_QUADSPI_BK1_IO1 0x3c0a
567797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_SAI2_FS_A 0x3c0b
568797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_FMC_A17_FMC_ALE 0x3c0d
569797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_EVENTOUT 0x3c10
570797c3c13SMichael Kurz #define STM32F746_PD12_FUNC_ANALOG 0x3c11
571797c3c13SMichael Kurz 
572797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_GPIO 0x3d00
573797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_TIM4_CH2 0x3d03
574797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_LPTIM1_OUT 0x3d04
575797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_I2C4_SDA 0x3d05
576797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_QUADSPI_BK1_IO3 0x3d0a
577797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_SAI2_SCK_A 0x3d0b
578797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_FMC_A18 0x3d0d
579797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_EVENTOUT 0x3d10
580797c3c13SMichael Kurz #define STM32F746_PD13_FUNC_ANALOG 0x3d11
581797c3c13SMichael Kurz 
582797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_GPIO 0x3e00
583797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_TIM4_CH3 0x3e03
584797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_UART8_CTS 0x3e09
585797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_FMC_D0 0x3e0d
586797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_EVENTOUT 0x3e10
587797c3c13SMichael Kurz #define STM32F746_PD14_FUNC_ANALOG 0x3e11
588797c3c13SMichael Kurz 
589797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_GPIO 0x3f00
590797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_TIM4_CH4 0x3f03
591797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_UART8_RTS 0x3f09
592797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_FMC_D1 0x3f0d
593797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_EVENTOUT 0x3f10
594797c3c13SMichael Kurz #define STM32F746_PD15_FUNC_ANALOG 0x3f11
595797c3c13SMichael Kurz 
596797c3c13SMichael Kurz 
597797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_GPIO 0x4000
598797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_TIM4_ETR 0x4003
599797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_LPTIM1_ETR 0x4004
600797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_UART8_RX 0x4009
601797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_SAI2_MCLK_A 0x400b
602797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_FMC_NBL0 0x400d
603797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_DCMI_D2 0x400e
604797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_EVENTOUT 0x4010
605797c3c13SMichael Kurz #define STM32F746_PE0_FUNC_ANALOG 0x4011
606797c3c13SMichael Kurz 
607797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_GPIO 0x4100
608797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_LPTIM1_IN2 0x4104
609797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_UART8_TX 0x4109
610797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_FMC_NBL1 0x410d
611797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_DCMI_D3 0x410e
612797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_EVENTOUT 0x4110
613797c3c13SMichael Kurz #define STM32F746_PE1_FUNC_ANALOG 0x4111
614797c3c13SMichael Kurz 
615797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_GPIO 0x4200
616797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_TRACECLK 0x4201
617797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_SPI4_SCK 0x4206
618797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_SAI1_MCLK_A 0x4207
619797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_QUADSPI_BK1_IO2 0x420a
620797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_ETH_MII_TXD3 0x420c
621797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_FMC_A23 0x420d
622797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_EVENTOUT 0x4210
623797c3c13SMichael Kurz #define STM32F746_PE2_FUNC_ANALOG 0x4211
624797c3c13SMichael Kurz 
625797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_GPIO 0x4300
626797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_TRACED0 0x4301
627797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_SAI1_SD_B 0x4307
628797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_FMC_A19 0x430d
629797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_EVENTOUT 0x4310
630797c3c13SMichael Kurz #define STM32F746_PE3_FUNC_ANALOG 0x4311
631797c3c13SMichael Kurz 
632797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_GPIO 0x4400
633797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_TRACED1 0x4401
634797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_SPI4_NSS 0x4406
635797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_SAI1_FS_A 0x4407
636797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_FMC_A20 0x440d
637797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_DCMI_D4 0x440e
638797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_LCD_B0 0x440f
639797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_EVENTOUT 0x4410
640797c3c13SMichael Kurz #define STM32F746_PE4_FUNC_ANALOG 0x4411
641797c3c13SMichael Kurz 
642797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_GPIO 0x4500
643797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_TRACED2 0x4501
644797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_TIM9_CH1 0x4504
645797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_SPI4_MISO 0x4506
646797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_SAI1_SCK_A 0x4507
647797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_FMC_A21 0x450d
648797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_DCMI_D6 0x450e
649797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_LCD_G0 0x450f
650797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_EVENTOUT 0x4510
651797c3c13SMichael Kurz #define STM32F746_PE5_FUNC_ANALOG 0x4511
652797c3c13SMichael Kurz 
653797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_GPIO 0x4600
654797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_TRACED3 0x4601
655797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_TIM1_BKIN2 0x4602
656797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_TIM9_CH2 0x4604
657797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_SPI4_MOSI 0x4606
658797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_SAI1_SD_A 0x4607
659797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_SAI2_MCLK_B 0x460b
660797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_FMC_A22 0x460d
661797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_DCMI_D7 0x460e
662797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_LCD_G1 0x460f
663797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_EVENTOUT 0x4610
664797c3c13SMichael Kurz #define STM32F746_PE6_FUNC_ANALOG 0x4611
665797c3c13SMichael Kurz 
666797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_GPIO 0x4700
667797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_TIM1_ETR 0x4702
668797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_UART7_RX 0x4709
669797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_QUADSPI_BK2_IO0 0x470b
670797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_FMC_D4 0x470d
671797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_EVENTOUT 0x4710
672797c3c13SMichael Kurz #define STM32F746_PE7_FUNC_ANALOG 0x4711
673797c3c13SMichael Kurz 
674797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_GPIO 0x4800
675797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_TIM1_CH1N 0x4802
676797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_UART7_TX 0x4809
677797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_QUADSPI_BK2_IO1 0x480b
678797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_FMC_D5 0x480d
679797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_EVENTOUT 0x4810
680797c3c13SMichael Kurz #define STM32F746_PE8_FUNC_ANALOG 0x4811
681797c3c13SMichael Kurz 
682797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_GPIO 0x4900
683797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_TIM1_CH1 0x4902
684797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_UART7_RTS 0x4909
685797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_QUADSPI_BK2_IO2 0x490b
686797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_FMC_D6 0x490d
687797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_EVENTOUT 0x4910
688797c3c13SMichael Kurz #define STM32F746_PE9_FUNC_ANALOG 0x4911
689797c3c13SMichael Kurz 
690797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_GPIO 0x4a00
691797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_TIM1_CH2N 0x4a02
692797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_UART7_CTS 0x4a09
693797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_QUADSPI_BK2_IO3 0x4a0b
694797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_FMC_D7 0x4a0d
695797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_EVENTOUT 0x4a10
696797c3c13SMichael Kurz #define STM32F746_PE10_FUNC_ANALOG 0x4a11
697797c3c13SMichael Kurz 
698797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_GPIO 0x4b00
699797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_TIM1_CH2 0x4b02
700797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_SPI4_NSS 0x4b06
701797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_SAI2_SD_B 0x4b0b
702797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_FMC_D8 0x4b0d
703797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_LCD_G3 0x4b0f
704797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_EVENTOUT 0x4b10
705797c3c13SMichael Kurz #define STM32F746_PE11_FUNC_ANALOG 0x4b11
706797c3c13SMichael Kurz 
707797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_GPIO 0x4c00
708797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_TIM1_CH3N 0x4c02
709797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_SPI4_SCK 0x4c06
710797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_SAI2_SCK_B 0x4c0b
711797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_FMC_D9 0x4c0d
712797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_LCD_B4 0x4c0f
713797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_EVENTOUT 0x4c10
714797c3c13SMichael Kurz #define STM32F746_PE12_FUNC_ANALOG 0x4c11
715797c3c13SMichael Kurz 
716797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_GPIO 0x4d00
717797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_TIM1_CH3 0x4d02
718797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_SPI4_MISO 0x4d06
719797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_SAI2_FS_B 0x4d0b
720797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_FMC_D10 0x4d0d
721797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_LCD_DE 0x4d0f
722797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_EVENTOUT 0x4d10
723797c3c13SMichael Kurz #define STM32F746_PE13_FUNC_ANALOG 0x4d11
724797c3c13SMichael Kurz 
725797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_GPIO 0x4e00
726797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_TIM1_CH4 0x4e02
727797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_SPI4_MOSI 0x4e06
728797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_SAI2_MCLK_B 0x4e0b
729797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_FMC_D11 0x4e0d
730797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_LCD_CLK 0x4e0f
731797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_EVENTOUT 0x4e10
732797c3c13SMichael Kurz #define STM32F746_PE14_FUNC_ANALOG 0x4e11
733797c3c13SMichael Kurz 
734797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_GPIO 0x4f00
735797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_TIM1_BKIN 0x4f02
736797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_FMC_D12 0x4f0d
737797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_LCD_R7 0x4f0f
738797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_EVENTOUT 0x4f10
739797c3c13SMichael Kurz #define STM32F746_PE15_FUNC_ANALOG 0x4f11
740797c3c13SMichael Kurz 
741797c3c13SMichael Kurz 
742797c3c13SMichael Kurz #define STM32F746_PF0_FUNC_GPIO 0x5000
743797c3c13SMichael Kurz #define STM32F746_PF0_FUNC_I2C2_SDA 0x5005
744797c3c13SMichael Kurz #define STM32F746_PF0_FUNC_FMC_A0 0x500d
745797c3c13SMichael Kurz #define STM32F746_PF0_FUNC_EVENTOUT 0x5010
746797c3c13SMichael Kurz #define STM32F746_PF0_FUNC_ANALOG 0x5011
747797c3c13SMichael Kurz 
748797c3c13SMichael Kurz #define STM32F746_PF1_FUNC_GPIO 0x5100
749797c3c13SMichael Kurz #define STM32F746_PF1_FUNC_I2C2_SCL 0x5105
750797c3c13SMichael Kurz #define STM32F746_PF1_FUNC_FMC_A1 0x510d
751797c3c13SMichael Kurz #define STM32F746_PF1_FUNC_EVENTOUT 0x5110
752797c3c13SMichael Kurz #define STM32F746_PF1_FUNC_ANALOG 0x5111
753797c3c13SMichael Kurz 
754797c3c13SMichael Kurz #define STM32F746_PF2_FUNC_GPIO 0x5200
755797c3c13SMichael Kurz #define STM32F746_PF2_FUNC_I2C2_SMBA 0x5205
756797c3c13SMichael Kurz #define STM32F746_PF2_FUNC_FMC_A2 0x520d
757797c3c13SMichael Kurz #define STM32F746_PF2_FUNC_EVENTOUT 0x5210
758797c3c13SMichael Kurz #define STM32F746_PF2_FUNC_ANALOG 0x5211
759797c3c13SMichael Kurz 
760797c3c13SMichael Kurz #define STM32F746_PF3_FUNC_GPIO 0x5300
761797c3c13SMichael Kurz #define STM32F746_PF3_FUNC_FMC_A3 0x530d
762797c3c13SMichael Kurz #define STM32F746_PF3_FUNC_EVENTOUT 0x5310
763797c3c13SMichael Kurz #define STM32F746_PF3_FUNC_ANALOG 0x5311
764797c3c13SMichael Kurz 
765797c3c13SMichael Kurz #define STM32F746_PF4_FUNC_GPIO 0x5400
766797c3c13SMichael Kurz #define STM32F746_PF4_FUNC_FMC_A4 0x540d
767797c3c13SMichael Kurz #define STM32F746_PF4_FUNC_EVENTOUT 0x5410
768797c3c13SMichael Kurz #define STM32F746_PF4_FUNC_ANALOG 0x5411
769797c3c13SMichael Kurz 
770797c3c13SMichael Kurz #define STM32F746_PF5_FUNC_GPIO 0x5500
771797c3c13SMichael Kurz #define STM32F746_PF5_FUNC_FMC_A5 0x550d
772797c3c13SMichael Kurz #define STM32F746_PF5_FUNC_EVENTOUT 0x5510
773797c3c13SMichael Kurz #define STM32F746_PF5_FUNC_ANALOG 0x5511
774797c3c13SMichael Kurz 
775797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_GPIO 0x5600
776797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_TIM10_CH1 0x5604
777797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_SPI5_NSS 0x5606
778797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_SAI1_SD_B 0x5607
779797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_UART7_RX 0x5609
780797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_QUADSPI_BK1_IO3 0x560a
781797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_EVENTOUT 0x5610
782797c3c13SMichael Kurz #define STM32F746_PF6_FUNC_ANALOG 0x5611
783797c3c13SMichael Kurz 
784797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_GPIO 0x5700
785797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_TIM11_CH1 0x5704
786797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_SPI5_SCK 0x5706
787797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_SAI1_MCLK_B 0x5707
788797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_UART7_TX 0x5709
789797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_QUADSPI_BK1_IO2 0x570a
790797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_EVENTOUT 0x5710
791797c3c13SMichael Kurz #define STM32F746_PF7_FUNC_ANALOG 0x5711
792797c3c13SMichael Kurz 
793797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_GPIO 0x5800
794797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_SPI5_MISO 0x5806
795797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_SAI1_SCK_B 0x5807
796797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_UART7_RTS 0x5809
797797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_TIM13_CH1 0x580a
798797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_QUADSPI_BK1_IO0 0x580b
799797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_EVENTOUT 0x5810
800797c3c13SMichael Kurz #define STM32F746_PF8_FUNC_ANALOG 0x5811
801797c3c13SMichael Kurz 
802797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_GPIO 0x5900
803797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_SPI5_MOSI 0x5906
804797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_SAI1_FS_B 0x5907
805797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_UART7_CTS 0x5909
806797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_TIM14_CH1 0x590a
807797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_QUADSPI_BK1_IO1 0x590b
808797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_EVENTOUT 0x5910
809797c3c13SMichael Kurz #define STM32F746_PF9_FUNC_ANALOG 0x5911
810797c3c13SMichael Kurz 
811797c3c13SMichael Kurz #define STM32F746_PF10_FUNC_GPIO 0x5a00
812797c3c13SMichael Kurz #define STM32F746_PF10_FUNC_DCMI_D11 0x5a0e
813797c3c13SMichael Kurz #define STM32F746_PF10_FUNC_LCD_DE 0x5a0f
814797c3c13SMichael Kurz #define STM32F746_PF10_FUNC_EVENTOUT 0x5a10
815797c3c13SMichael Kurz #define STM32F746_PF10_FUNC_ANALOG 0x5a11
816797c3c13SMichael Kurz 
817797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_GPIO 0x5b00
818797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_SPI5_MOSI 0x5b06
819797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_SAI2_SD_B 0x5b0b
820797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_FMC_SDNRAS 0x5b0d
821797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_DCMI_D12 0x5b0e
822797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_EVENTOUT 0x5b10
823797c3c13SMichael Kurz #define STM32F746_PF11_FUNC_ANALOG 0x5b11
824797c3c13SMichael Kurz 
825797c3c13SMichael Kurz #define STM32F746_PF12_FUNC_GPIO 0x5c00
826797c3c13SMichael Kurz #define STM32F746_PF12_FUNC_FMC_A6 0x5c0d
827797c3c13SMichael Kurz #define STM32F746_PF12_FUNC_EVENTOUT 0x5c10
828797c3c13SMichael Kurz #define STM32F746_PF12_FUNC_ANALOG 0x5c11
829797c3c13SMichael Kurz 
830797c3c13SMichael Kurz #define STM32F746_PF13_FUNC_GPIO 0x5d00
831797c3c13SMichael Kurz #define STM32F746_PF13_FUNC_I2C4_SMBA 0x5d05
832797c3c13SMichael Kurz #define STM32F746_PF13_FUNC_FMC_A7 0x5d0d
833797c3c13SMichael Kurz #define STM32F746_PF13_FUNC_EVENTOUT 0x5d10
834797c3c13SMichael Kurz #define STM32F746_PF13_FUNC_ANALOG 0x5d11
835797c3c13SMichael Kurz 
836797c3c13SMichael Kurz #define STM32F746_PF14_FUNC_GPIO 0x5e00
837797c3c13SMichael Kurz #define STM32F746_PF14_FUNC_I2C4_SCL 0x5e05
838797c3c13SMichael Kurz #define STM32F746_PF14_FUNC_FMC_A8 0x5e0d
839797c3c13SMichael Kurz #define STM32F746_PF14_FUNC_EVENTOUT 0x5e10
840797c3c13SMichael Kurz #define STM32F746_PF14_FUNC_ANALOG 0x5e11
841797c3c13SMichael Kurz 
842797c3c13SMichael Kurz #define STM32F746_PF15_FUNC_GPIO 0x5f00
843797c3c13SMichael Kurz #define STM32F746_PF15_FUNC_I2C4_SDA 0x5f05
844797c3c13SMichael Kurz #define STM32F746_PF15_FUNC_FMC_A9 0x5f0d
845797c3c13SMichael Kurz #define STM32F746_PF15_FUNC_EVENTOUT 0x5f10
846797c3c13SMichael Kurz #define STM32F746_PF15_FUNC_ANALOG 0x5f11
847797c3c13SMichael Kurz 
848797c3c13SMichael Kurz 
849797c3c13SMichael Kurz #define STM32F746_PG0_FUNC_GPIO 0x6000
850797c3c13SMichael Kurz #define STM32F746_PG0_FUNC_FMC_A10 0x600d
851797c3c13SMichael Kurz #define STM32F746_PG0_FUNC_EVENTOUT 0x6010
852797c3c13SMichael Kurz #define STM32F746_PG0_FUNC_ANALOG 0x6011
853797c3c13SMichael Kurz 
854797c3c13SMichael Kurz #define STM32F746_PG1_FUNC_GPIO 0x6100
855797c3c13SMichael Kurz #define STM32F746_PG1_FUNC_FMC_A11 0x610d
856797c3c13SMichael Kurz #define STM32F746_PG1_FUNC_EVENTOUT 0x6110
857797c3c13SMichael Kurz #define STM32F746_PG1_FUNC_ANALOG 0x6111
858797c3c13SMichael Kurz 
859797c3c13SMichael Kurz #define STM32F746_PG2_FUNC_GPIO 0x6200
860797c3c13SMichael Kurz #define STM32F746_PG2_FUNC_FMC_A12 0x620d
861797c3c13SMichael Kurz #define STM32F746_PG2_FUNC_EVENTOUT 0x6210
862797c3c13SMichael Kurz #define STM32F746_PG2_FUNC_ANALOG 0x6211
863797c3c13SMichael Kurz 
864797c3c13SMichael Kurz #define STM32F746_PG3_FUNC_GPIO 0x6300
865797c3c13SMichael Kurz #define STM32F746_PG3_FUNC_FMC_A13 0x630d
866797c3c13SMichael Kurz #define STM32F746_PG3_FUNC_EVENTOUT 0x6310
867797c3c13SMichael Kurz #define STM32F746_PG3_FUNC_ANALOG 0x6311
868797c3c13SMichael Kurz 
869797c3c13SMichael Kurz #define STM32F746_PG4_FUNC_GPIO 0x6400
870797c3c13SMichael Kurz #define STM32F746_PG4_FUNC_FMC_A14_FMC_BA0 0x640d
871797c3c13SMichael Kurz #define STM32F746_PG4_FUNC_EVENTOUT 0x6410
872797c3c13SMichael Kurz #define STM32F746_PG4_FUNC_ANALOG 0x6411
873797c3c13SMichael Kurz 
874797c3c13SMichael Kurz #define STM32F746_PG5_FUNC_GPIO 0x6500
875797c3c13SMichael Kurz #define STM32F746_PG5_FUNC_FMC_A15_FMC_BA1 0x650d
876797c3c13SMichael Kurz #define STM32F746_PG5_FUNC_EVENTOUT 0x6510
877797c3c13SMichael Kurz #define STM32F746_PG5_FUNC_ANALOG 0x6511
878797c3c13SMichael Kurz 
879797c3c13SMichael Kurz #define STM32F746_PG6_FUNC_GPIO 0x6600
880797c3c13SMichael Kurz #define STM32F746_PG6_FUNC_DCMI_D12 0x660e
881797c3c13SMichael Kurz #define STM32F746_PG6_FUNC_LCD_R7 0x660f
882797c3c13SMichael Kurz #define STM32F746_PG6_FUNC_EVENTOUT 0x6610
883797c3c13SMichael Kurz #define STM32F746_PG6_FUNC_ANALOG 0x6611
884797c3c13SMichael Kurz 
885797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_GPIO 0x6700
886797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_USART6_CK 0x6709
887797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_FMC_INT 0x670d
888797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_DCMI_D13 0x670e
889797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_LCD_CLK 0x670f
890797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_EVENTOUT 0x6710
891797c3c13SMichael Kurz #define STM32F746_PG7_FUNC_ANALOG 0x6711
892797c3c13SMichael Kurz 
893797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_GPIO 0x6800
894797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_SPI6_NSS 0x6806
895797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_SPDIFRX_IN2 0x6808
896797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_USART6_RTS 0x6809
897797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_ETH_PPS_OUT 0x680c
898797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_FMC_SDCLK 0x680d
899797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_EVENTOUT 0x6810
900797c3c13SMichael Kurz #define STM32F746_PG8_FUNC_ANALOG 0x6811
901797c3c13SMichael Kurz 
902797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_GPIO 0x6900
903797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_SPDIFRX_IN3 0x6908
904797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_USART6_RX 0x6909
905797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_QUADSPI_BK2_IO2 0x690a
906797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_SAI2_FS_B 0x690b
907*77729bd7SPatrice Chotard 
908*77729bd7SPatrice Chotard #define STM32F769_PG9_FUNC_SDMMC2_D0 0x690c
909*77729bd7SPatrice Chotard 
910797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_FMC_NE2_FMC_NCE 0x690d
911797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_DCMI_VSYNC 0x690e
912797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_EVENTOUT 0x6910
913797c3c13SMichael Kurz #define STM32F746_PG9_FUNC_ANALOG 0x6911
914797c3c13SMichael Kurz 
915797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_GPIO 0x6a00
916797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_LCD_G3 0x6a0a
917797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_SAI2_SD_B 0x6a0b
918*77729bd7SPatrice Chotard 
919*77729bd7SPatrice Chotard #define STM32F769_PG10_FUNC_SDMMC2_D1 0x6a0c
920*77729bd7SPatrice Chotard 
921797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_FMC_NE3 0x6a0d
922797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_DCMI_D2 0x6a0e
923797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_LCD_B2 0x6a0f
924797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_EVENTOUT 0x6a10
925797c3c13SMichael Kurz #define STM32F746_PG10_FUNC_ANALOG 0x6a11
926797c3c13SMichael Kurz 
927797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_GPIO 0x6b00
928797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_SPDIFRX_IN0 0x6b08
929797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_ETH_MII_TX_EN_ETH_RMII_TX_EN 0x6b0c
930797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_DCMI_D3 0x6b0e
931797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_LCD_B3 0x6b0f
932797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_EVENTOUT 0x6b10
933797c3c13SMichael Kurz #define STM32F746_PG11_FUNC_ANALOG 0x6b11
934797c3c13SMichael Kurz 
935797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_GPIO 0x6c00
936797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_LPTIM1_IN1 0x6c04
937797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_SPI6_MISO 0x6c06
938797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_SPDIFRX_IN1 0x6c08
939797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_USART6_RTS 0x6c09
940797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_LCD_B4 0x6c0a
941797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_FMC_NE4 0x6c0d
942797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_LCD_B1 0x6c0f
943797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_EVENTOUT 0x6c10
944797c3c13SMichael Kurz #define STM32F746_PG12_FUNC_ANALOG 0x6c11
945797c3c13SMichael Kurz 
946797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_GPIO 0x6d00
947797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_TRACED0 0x6d01
948797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_LPTIM1_OUT 0x6d04
949797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_SPI6_SCK 0x6d06
950797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_USART6_CTS 0x6d09
951797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0 0x6d0c
952797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_FMC_A24 0x6d0d
953797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_LCD_R0 0x6d0f
954797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_EVENTOUT 0x6d10
955797c3c13SMichael Kurz #define STM32F746_PG13_FUNC_ANALOG 0x6d11
956797c3c13SMichael Kurz 
957797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_GPIO 0x6e00
958797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_TRACED1 0x6e01
959797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_LPTIM1_ETR 0x6e04
960797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_SPI6_MOSI 0x6e06
961797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_USART6_TX 0x6e09
962797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_QUADSPI_BK2_IO3 0x6e0a
963797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1 0x6e0c
964797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_FMC_A25 0x6e0d
965797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_LCD_B0 0x6e0f
966797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_EVENTOUT 0x6e10
967797c3c13SMichael Kurz #define STM32F746_PG14_FUNC_ANALOG 0x6e11
968797c3c13SMichael Kurz 
969797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_GPIO 0x6f00
970797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_USART6_CTS 0x6f09
971797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_FMC_SDNCAS 0x6f0d
972797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_DCMI_D13 0x6f0e
973797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_EVENTOUT 0x6f10
974797c3c13SMichael Kurz #define STM32F746_PG15_FUNC_ANALOG 0x6f11
975797c3c13SMichael Kurz 
976797c3c13SMichael Kurz 
977797c3c13SMichael Kurz #define STM32F746_PH0_FUNC_GPIO 0x7000
978797c3c13SMichael Kurz #define STM32F746_PH0_FUNC_EVENTOUT 0x7010
979797c3c13SMichael Kurz #define STM32F746_PH0_FUNC_ANALOG 0x7011
980797c3c13SMichael Kurz 
981797c3c13SMichael Kurz #define STM32F746_PH1_FUNC_GPIO 0x7100
982797c3c13SMichael Kurz #define STM32F746_PH1_FUNC_EVENTOUT 0x7110
983797c3c13SMichael Kurz #define STM32F746_PH1_FUNC_ANALOG 0x7111
984797c3c13SMichael Kurz 
985797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_GPIO 0x7200
986797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_LPTIM1_IN2 0x7204
987797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_QUADSPI_BK2_IO0 0x720a
988797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_SAI2_SCK_B 0x720b
989797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_ETH_MII_CRS 0x720c
990797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_FMC_SDCKE0 0x720d
991797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_LCD_R0 0x720f
992797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_EVENTOUT 0x7210
993797c3c13SMichael Kurz #define STM32F746_PH2_FUNC_ANALOG 0x7211
994797c3c13SMichael Kurz 
995797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_GPIO 0x7300
996797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_QUADSPI_BK2_IO1 0x730a
997797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_SAI2_MCLK_B 0x730b
998797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_ETH_MII_COL 0x730c
999797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_FMC_SDNE0 0x730d
1000797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_LCD_R1 0x730f
1001797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_EVENTOUT 0x7310
1002797c3c13SMichael Kurz #define STM32F746_PH3_FUNC_ANALOG 0x7311
1003797c3c13SMichael Kurz 
1004797c3c13SMichael Kurz #define STM32F746_PH4_FUNC_GPIO 0x7400
1005797c3c13SMichael Kurz #define STM32F746_PH4_FUNC_I2C2_SCL 0x7405
1006797c3c13SMichael Kurz #define STM32F746_PH4_FUNC_OTG_HS_ULPI_NXT 0x740b
1007797c3c13SMichael Kurz #define STM32F746_PH4_FUNC_EVENTOUT 0x7410
1008797c3c13SMichael Kurz #define STM32F746_PH4_FUNC_ANALOG 0x7411
1009797c3c13SMichael Kurz 
1010797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_GPIO 0x7500
1011797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_I2C2_SDA 0x7505
1012797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_SPI5_NSS 0x7506
1013797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_FMC_SDNWE 0x750d
1014797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_EVENTOUT 0x7510
1015797c3c13SMichael Kurz #define STM32F746_PH5_FUNC_ANALOG 0x7511
1016797c3c13SMichael Kurz 
1017797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_GPIO 0x7600
1018797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_I2C2_SMBA 0x7605
1019797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_SPI5_SCK 0x7606
1020797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_TIM12_CH1 0x760a
1021797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_ETH_MII_RXD2 0x760c
1022797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_FMC_SDNE1 0x760d
1023797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_DCMI_D8 0x760e
1024797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_EVENTOUT 0x7610
1025797c3c13SMichael Kurz #define STM32F746_PH6_FUNC_ANALOG 0x7611
1026797c3c13SMichael Kurz 
1027797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_GPIO 0x7700
1028797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_I2C3_SCL 0x7705
1029797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_SPI5_MISO 0x7706
1030797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_ETH_MII_RXD3 0x770c
1031797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_FMC_SDCKE1 0x770d
1032797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_DCMI_D9 0x770e
1033797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_EVENTOUT 0x7710
1034797c3c13SMichael Kurz #define STM32F746_PH7_FUNC_ANALOG 0x7711
1035797c3c13SMichael Kurz 
1036797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_GPIO 0x7800
1037797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_I2C3_SDA 0x7805
1038797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_FMC_D16 0x780d
1039797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_DCMI_HSYNC 0x780e
1040797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_LCD_R2 0x780f
1041797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_EVENTOUT 0x7810
1042797c3c13SMichael Kurz #define STM32F746_PH8_FUNC_ANALOG 0x7811
1043797c3c13SMichael Kurz 
1044797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_GPIO 0x7900
1045797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_I2C3_SMBA 0x7905
1046797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_TIM12_CH2 0x790a
1047797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_FMC_D17 0x790d
1048797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_DCMI_D0 0x790e
1049797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_LCD_R3 0x790f
1050797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_EVENTOUT 0x7910
1051797c3c13SMichael Kurz #define STM32F746_PH9_FUNC_ANALOG 0x7911
1052797c3c13SMichael Kurz 
1053797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_GPIO 0x7a00
1054797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_TIM5_CH1 0x7a03
1055797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_I2C4_SMBA 0x7a05
1056797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_FMC_D18 0x7a0d
1057797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_DCMI_D1 0x7a0e
1058797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_LCD_R4 0x7a0f
1059797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_EVENTOUT 0x7a10
1060797c3c13SMichael Kurz #define STM32F746_PH10_FUNC_ANALOG 0x7a11
1061797c3c13SMichael Kurz 
1062797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_GPIO 0x7b00
1063797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_TIM5_CH2 0x7b03
1064797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_I2C4_SCL 0x7b05
1065797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_FMC_D19 0x7b0d
1066797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_DCMI_D2 0x7b0e
1067797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_LCD_R5 0x7b0f
1068797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_EVENTOUT 0x7b10
1069797c3c13SMichael Kurz #define STM32F746_PH11_FUNC_ANALOG 0x7b11
1070797c3c13SMichael Kurz 
1071797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_GPIO 0x7c00
1072797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_TIM5_CH3 0x7c03
1073797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_I2C4_SDA 0x7c05
1074797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_FMC_D20 0x7c0d
1075797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_DCMI_D3 0x7c0e
1076797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_LCD_R6 0x7c0f
1077797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_EVENTOUT 0x7c10
1078797c3c13SMichael Kurz #define STM32F746_PH12_FUNC_ANALOG 0x7c11
1079797c3c13SMichael Kurz 
1080797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_GPIO 0x7d00
1081797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_TIM8_CH1N 0x7d04
1082797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_CAN1_TX 0x7d0a
1083797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_FMC_D21 0x7d0d
1084797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_LCD_G2 0x7d0f
1085797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_EVENTOUT 0x7d10
1086797c3c13SMichael Kurz #define STM32F746_PH13_FUNC_ANALOG 0x7d11
1087797c3c13SMichael Kurz 
1088797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_GPIO 0x7e00
1089797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_TIM8_CH2N 0x7e04
1090797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_FMC_D22 0x7e0d
1091797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_DCMI_D4 0x7e0e
1092797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_LCD_G3 0x7e0f
1093797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_EVENTOUT 0x7e10
1094797c3c13SMichael Kurz #define STM32F746_PH14_FUNC_ANALOG 0x7e11
1095797c3c13SMichael Kurz 
1096797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_GPIO 0x7f00
1097797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_TIM8_CH3N 0x7f04
1098797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_FMC_D23 0x7f0d
1099797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_DCMI_D11 0x7f0e
1100797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_LCD_G4 0x7f0f
1101797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_EVENTOUT 0x7f10
1102797c3c13SMichael Kurz #define STM32F746_PH15_FUNC_ANALOG 0x7f11
1103797c3c13SMichael Kurz 
1104797c3c13SMichael Kurz 
1105797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_GPIO 0x8000
1106797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_TIM5_CH4 0x8003
1107797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_SPI2_NSS_I2S2_WS 0x8006
1108797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_FMC_D24 0x800d
1109797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_DCMI_D13 0x800e
1110797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_LCD_G5 0x800f
1111797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_EVENTOUT 0x8010
1112797c3c13SMichael Kurz #define STM32F746_PI0_FUNC_ANALOG 0x8011
1113797c3c13SMichael Kurz 
1114797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_GPIO 0x8100
1115797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_TIM8_BKIN2 0x8104
1116797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_SPI2_SCK_I2S2_CK 0x8106
1117797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_FMC_D25 0x810d
1118797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_DCMI_D8 0x810e
1119797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_LCD_G6 0x810f
1120797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_EVENTOUT 0x8110
1121797c3c13SMichael Kurz #define STM32F746_PI1_FUNC_ANALOG 0x8111
1122797c3c13SMichael Kurz 
1123797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_GPIO 0x8200
1124797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_TIM8_CH4 0x8204
1125797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_SPI2_MISO 0x8206
1126797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_FMC_D26 0x820d
1127797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_DCMI_D9 0x820e
1128797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_LCD_G7 0x820f
1129797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_EVENTOUT 0x8210
1130797c3c13SMichael Kurz #define STM32F746_PI2_FUNC_ANALOG 0x8211
1131797c3c13SMichael Kurz 
1132797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_GPIO 0x8300
1133797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_TIM8_ETR 0x8304
1134797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_SPI2_MOSI_I2S2_SD 0x8306
1135797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_FMC_D27 0x830d
1136797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_DCMI_D10 0x830e
1137797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_EVENTOUT 0x8310
1138797c3c13SMichael Kurz #define STM32F746_PI3_FUNC_ANALOG 0x8311
1139797c3c13SMichael Kurz 
1140797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_GPIO 0x8400
1141797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_TIM8_BKIN 0x8404
1142797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_SAI2_MCLK_A 0x840b
1143797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_FMC_NBL2 0x840d
1144797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_DCMI_D5 0x840e
1145797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_LCD_B4 0x840f
1146797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_EVENTOUT 0x8410
1147797c3c13SMichael Kurz #define STM32F746_PI4_FUNC_ANALOG 0x8411
1148797c3c13SMichael Kurz 
1149797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_GPIO 0x8500
1150797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_TIM8_CH1 0x8504
1151797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_SAI2_SCK_A 0x850b
1152797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_FMC_NBL3 0x850d
1153797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_DCMI_VSYNC 0x850e
1154797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_LCD_B5 0x850f
1155797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_EVENTOUT 0x8510
1156797c3c13SMichael Kurz #define STM32F746_PI5_FUNC_ANALOG 0x8511
1157797c3c13SMichael Kurz 
1158797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_GPIO 0x8600
1159797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_TIM8_CH2 0x8604
1160797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_SAI2_SD_A 0x860b
1161797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_FMC_D28 0x860d
1162797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_DCMI_D6 0x860e
1163797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_LCD_B6 0x860f
1164797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_EVENTOUT 0x8610
1165797c3c13SMichael Kurz #define STM32F746_PI6_FUNC_ANALOG 0x8611
1166797c3c13SMichael Kurz 
1167797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_GPIO 0x8700
1168797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_TIM8_CH3 0x8704
1169797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_SAI2_FS_A 0x870b
1170797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_FMC_D29 0x870d
1171797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_DCMI_D7 0x870e
1172797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_LCD_B7 0x870f
1173797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_EVENTOUT 0x8710
1174797c3c13SMichael Kurz #define STM32F746_PI7_FUNC_ANALOG 0x8711
1175797c3c13SMichael Kurz 
1176797c3c13SMichael Kurz #define STM32F746_PI8_FUNC_GPIO 0x8800
1177797c3c13SMichael Kurz #define STM32F746_PI8_FUNC_EVENTOUT 0x8810
1178797c3c13SMichael Kurz #define STM32F746_PI8_FUNC_ANALOG 0x8811
1179797c3c13SMichael Kurz 
1180797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_GPIO 0x8900
1181797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_CAN1_RX 0x890a
1182797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_FMC_D30 0x890d
1183797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_LCD_VSYNC 0x890f
1184797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_EVENTOUT 0x8910
1185797c3c13SMichael Kurz #define STM32F746_PI9_FUNC_ANALOG 0x8911
1186797c3c13SMichael Kurz 
1187797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_GPIO 0x8a00
1188797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_ETH_MII_RX_ER 0x8a0c
1189797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_FMC_D31 0x8a0d
1190797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_LCD_HSYNC 0x8a0f
1191797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_EVENTOUT 0x8a10
1192797c3c13SMichael Kurz #define STM32F746_PI10_FUNC_ANALOG 0x8a11
1193797c3c13SMichael Kurz 
1194797c3c13SMichael Kurz #define STM32F746_PI11_FUNC_GPIO 0x8b00
1195797c3c13SMichael Kurz #define STM32F746_PI11_FUNC_OTG_HS_ULPI_DIR 0x8b0b
1196797c3c13SMichael Kurz #define STM32F746_PI11_FUNC_EVENTOUT 0x8b10
1197797c3c13SMichael Kurz #define STM32F746_PI11_FUNC_ANALOG 0x8b11
1198797c3c13SMichael Kurz 
1199797c3c13SMichael Kurz #define STM32F746_PI12_FUNC_GPIO 0x8c00
1200797c3c13SMichael Kurz #define STM32F746_PI12_FUNC_LCD_HSYNC 0x8c0f
1201797c3c13SMichael Kurz #define STM32F746_PI12_FUNC_EVENTOUT 0x8c10
1202797c3c13SMichael Kurz #define STM32F746_PI12_FUNC_ANALOG 0x8c11
1203797c3c13SMichael Kurz 
1204797c3c13SMichael Kurz #define STM32F746_PI13_FUNC_GPIO 0x8d00
1205797c3c13SMichael Kurz #define STM32F746_PI13_FUNC_LCD_VSYNC 0x8d0f
1206797c3c13SMichael Kurz #define STM32F746_PI13_FUNC_EVENTOUT 0x8d10
1207797c3c13SMichael Kurz #define STM32F746_PI13_FUNC_ANALOG 0x8d11
1208797c3c13SMichael Kurz 
1209797c3c13SMichael Kurz #define STM32F746_PI14_FUNC_GPIO 0x8e00
1210797c3c13SMichael Kurz #define STM32F746_PI14_FUNC_LCD_CLK 0x8e0f
1211797c3c13SMichael Kurz #define STM32F746_PI14_FUNC_EVENTOUT 0x8e10
1212797c3c13SMichael Kurz #define STM32F746_PI14_FUNC_ANALOG 0x8e11
1213797c3c13SMichael Kurz 
1214797c3c13SMichael Kurz #define STM32F746_PI15_FUNC_GPIO 0x8f00
1215797c3c13SMichael Kurz #define STM32F746_PI15_FUNC_LCD_R0 0x8f0f
1216797c3c13SMichael Kurz #define STM32F746_PI15_FUNC_EVENTOUT 0x8f10
1217797c3c13SMichael Kurz #define STM32F746_PI15_FUNC_ANALOG 0x8f11
1218797c3c13SMichael Kurz 
1219797c3c13SMichael Kurz 
1220797c3c13SMichael Kurz #define STM32F746_PJ0_FUNC_GPIO 0x9000
1221797c3c13SMichael Kurz #define STM32F746_PJ0_FUNC_LCD_R1 0x900f
1222797c3c13SMichael Kurz #define STM32F746_PJ0_FUNC_EVENTOUT 0x9010
1223797c3c13SMichael Kurz #define STM32F746_PJ0_FUNC_ANALOG 0x9011
1224797c3c13SMichael Kurz 
1225797c3c13SMichael Kurz #define STM32F746_PJ1_FUNC_GPIO 0x9100
1226797c3c13SMichael Kurz #define STM32F746_PJ1_FUNC_LCD_R2 0x910f
1227797c3c13SMichael Kurz #define STM32F746_PJ1_FUNC_EVENTOUT 0x9110
1228797c3c13SMichael Kurz #define STM32F746_PJ1_FUNC_ANALOG 0x9111
1229797c3c13SMichael Kurz 
1230797c3c13SMichael Kurz #define STM32F746_PJ2_FUNC_GPIO 0x9200
1231797c3c13SMichael Kurz #define STM32F746_PJ2_FUNC_LCD_R3 0x920f
1232797c3c13SMichael Kurz #define STM32F746_PJ2_FUNC_EVENTOUT 0x9210
1233797c3c13SMichael Kurz #define STM32F746_PJ2_FUNC_ANALOG 0x9211
1234797c3c13SMichael Kurz 
1235797c3c13SMichael Kurz #define STM32F746_PJ3_FUNC_GPIO 0x9300
1236797c3c13SMichael Kurz #define STM32F746_PJ3_FUNC_LCD_R4 0x930f
1237797c3c13SMichael Kurz #define STM32F746_PJ3_FUNC_EVENTOUT 0x9310
1238797c3c13SMichael Kurz #define STM32F746_PJ3_FUNC_ANALOG 0x9311
1239797c3c13SMichael Kurz 
1240797c3c13SMichael Kurz #define STM32F746_PJ4_FUNC_GPIO 0x9400
1241797c3c13SMichael Kurz #define STM32F746_PJ4_FUNC_LCD_R5 0x940f
1242797c3c13SMichael Kurz #define STM32F746_PJ4_FUNC_EVENTOUT 0x9410
1243797c3c13SMichael Kurz #define STM32F746_PJ4_FUNC_ANALOG 0x9411
1244797c3c13SMichael Kurz 
1245797c3c13SMichael Kurz #define STM32F746_PJ5_FUNC_GPIO 0x9500
1246797c3c13SMichael Kurz #define STM32F746_PJ5_FUNC_LCD_R6 0x950f
1247797c3c13SMichael Kurz #define STM32F746_PJ5_FUNC_EVENTOUT 0x9510
1248797c3c13SMichael Kurz #define STM32F746_PJ5_FUNC_ANALOG 0x9511
1249797c3c13SMichael Kurz 
1250797c3c13SMichael Kurz #define STM32F746_PJ6_FUNC_GPIO 0x9600
1251797c3c13SMichael Kurz #define STM32F746_PJ6_FUNC_LCD_R7 0x960f
1252797c3c13SMichael Kurz #define STM32F746_PJ6_FUNC_EVENTOUT 0x9610
1253797c3c13SMichael Kurz #define STM32F746_PJ6_FUNC_ANALOG 0x9611
1254797c3c13SMichael Kurz 
1255797c3c13SMichael Kurz #define STM32F746_PJ7_FUNC_GPIO 0x9700
1256797c3c13SMichael Kurz #define STM32F746_PJ7_FUNC_LCD_G0 0x970f
1257797c3c13SMichael Kurz #define STM32F746_PJ7_FUNC_EVENTOUT 0x9710
1258797c3c13SMichael Kurz #define STM32F746_PJ7_FUNC_ANALOG 0x9711
1259797c3c13SMichael Kurz 
1260797c3c13SMichael Kurz #define STM32F746_PJ8_FUNC_GPIO 0x9800
1261797c3c13SMichael Kurz #define STM32F746_PJ8_FUNC_LCD_G1 0x980f
1262797c3c13SMichael Kurz #define STM32F746_PJ8_FUNC_EVENTOUT 0x9810
1263797c3c13SMichael Kurz #define STM32F746_PJ8_FUNC_ANALOG 0x9811
1264797c3c13SMichael Kurz 
1265797c3c13SMichael Kurz #define STM32F746_PJ9_FUNC_GPIO 0x9900
1266797c3c13SMichael Kurz #define STM32F746_PJ9_FUNC_LCD_G2 0x990f
1267797c3c13SMichael Kurz #define STM32F746_PJ9_FUNC_EVENTOUT 0x9910
1268797c3c13SMichael Kurz #define STM32F746_PJ9_FUNC_ANALOG 0x9911
1269797c3c13SMichael Kurz 
1270797c3c13SMichael Kurz #define STM32F746_PJ10_FUNC_GPIO 0x9a00
1271797c3c13SMichael Kurz #define STM32F746_PJ10_FUNC_LCD_G3 0x9a0f
1272797c3c13SMichael Kurz #define STM32F746_PJ10_FUNC_EVENTOUT 0x9a10
1273797c3c13SMichael Kurz #define STM32F746_PJ10_FUNC_ANALOG 0x9a11
1274797c3c13SMichael Kurz 
1275797c3c13SMichael Kurz #define STM32F746_PJ11_FUNC_GPIO 0x9b00
1276797c3c13SMichael Kurz #define STM32F746_PJ11_FUNC_LCD_G4 0x9b0f
1277797c3c13SMichael Kurz #define STM32F746_PJ11_FUNC_EVENTOUT 0x9b10
1278797c3c13SMichael Kurz #define STM32F746_PJ11_FUNC_ANALOG 0x9b11
1279797c3c13SMichael Kurz 
1280797c3c13SMichael Kurz #define STM32F746_PJ12_FUNC_GPIO 0x9c00
1281797c3c13SMichael Kurz #define STM32F746_PJ12_FUNC_LCD_B0 0x9c0f
1282797c3c13SMichael Kurz #define STM32F746_PJ12_FUNC_EVENTOUT 0x9c10
1283797c3c13SMichael Kurz #define STM32F746_PJ12_FUNC_ANALOG 0x9c11
1284797c3c13SMichael Kurz 
1285797c3c13SMichael Kurz #define STM32F746_PJ13_FUNC_GPIO 0x9d00
1286797c3c13SMichael Kurz #define STM32F746_PJ13_FUNC_LCD_B1 0x9d0f
1287797c3c13SMichael Kurz #define STM32F746_PJ13_FUNC_EVENTOUT 0x9d10
1288797c3c13SMichael Kurz #define STM32F746_PJ13_FUNC_ANALOG 0x9d11
1289797c3c13SMichael Kurz 
1290797c3c13SMichael Kurz #define STM32F746_PJ14_FUNC_GPIO 0x9e00
1291797c3c13SMichael Kurz #define STM32F746_PJ14_FUNC_LCD_B2 0x9e0f
1292797c3c13SMichael Kurz #define STM32F746_PJ14_FUNC_EVENTOUT 0x9e10
1293797c3c13SMichael Kurz #define STM32F746_PJ14_FUNC_ANALOG 0x9e11
1294797c3c13SMichael Kurz 
1295797c3c13SMichael Kurz #define STM32F746_PJ15_FUNC_GPIO 0x9f00
1296797c3c13SMichael Kurz #define STM32F746_PJ15_FUNC_LCD_B3 0x9f0f
1297797c3c13SMichael Kurz #define STM32F746_PJ15_FUNC_EVENTOUT 0x9f10
1298797c3c13SMichael Kurz #define STM32F746_PJ15_FUNC_ANALOG 0x9f11
1299797c3c13SMichael Kurz 
1300797c3c13SMichael Kurz 
1301797c3c13SMichael Kurz #define STM32F746_PK0_FUNC_GPIO 0xa000
1302797c3c13SMichael Kurz #define STM32F746_PK0_FUNC_LCD_G5 0xa00f
1303797c3c13SMichael Kurz #define STM32F746_PK0_FUNC_EVENTOUT 0xa010
1304797c3c13SMichael Kurz #define STM32F746_PK0_FUNC_ANALOG 0xa011
1305797c3c13SMichael Kurz 
1306797c3c13SMichael Kurz #define STM32F746_PK1_FUNC_GPIO 0xa100
1307797c3c13SMichael Kurz #define STM32F746_PK1_FUNC_LCD_G6 0xa10f
1308797c3c13SMichael Kurz #define STM32F746_PK1_FUNC_EVENTOUT 0xa110
1309797c3c13SMichael Kurz #define STM32F746_PK1_FUNC_ANALOG 0xa111
1310797c3c13SMichael Kurz 
1311797c3c13SMichael Kurz #define STM32F746_PK2_FUNC_GPIO 0xa200
1312797c3c13SMichael Kurz #define STM32F746_PK2_FUNC_LCD_G7 0xa20f
1313797c3c13SMichael Kurz #define STM32F746_PK2_FUNC_EVENTOUT 0xa210
1314797c3c13SMichael Kurz #define STM32F746_PK2_FUNC_ANALOG 0xa211
1315797c3c13SMichael Kurz 
1316797c3c13SMichael Kurz #define STM32F746_PK3_FUNC_GPIO 0xa300
1317797c3c13SMichael Kurz #define STM32F746_PK3_FUNC_LCD_B4 0xa30f
1318797c3c13SMichael Kurz #define STM32F746_PK3_FUNC_EVENTOUT 0xa310
1319797c3c13SMichael Kurz #define STM32F746_PK3_FUNC_ANALOG 0xa311
1320797c3c13SMichael Kurz 
1321797c3c13SMichael Kurz #define STM32F746_PK4_FUNC_GPIO 0xa400
1322797c3c13SMichael Kurz #define STM32F746_PK4_FUNC_LCD_B5 0xa40f
1323797c3c13SMichael Kurz #define STM32F746_PK4_FUNC_EVENTOUT 0xa410
1324797c3c13SMichael Kurz #define STM32F746_PK4_FUNC_ANALOG 0xa411
1325797c3c13SMichael Kurz 
1326797c3c13SMichael Kurz #define STM32F746_PK5_FUNC_GPIO 0xa500
1327797c3c13SMichael Kurz #define STM32F746_PK5_FUNC_LCD_B6 0xa50f
1328797c3c13SMichael Kurz #define STM32F746_PK5_FUNC_EVENTOUT 0xa510
1329797c3c13SMichael Kurz #define STM32F746_PK5_FUNC_ANALOG 0xa511
1330797c3c13SMichael Kurz 
1331797c3c13SMichael Kurz #define STM32F746_PK6_FUNC_GPIO 0xa600
1332797c3c13SMichael Kurz #define STM32F746_PK6_FUNC_LCD_B7 0xa60f
1333797c3c13SMichael Kurz #define STM32F746_PK6_FUNC_EVENTOUT 0xa610
1334797c3c13SMichael Kurz #define STM32F746_PK6_FUNC_ANALOG 0xa611
1335797c3c13SMichael Kurz 
1336797c3c13SMichael Kurz #define STM32F746_PK7_FUNC_GPIO 0xa700
1337797c3c13SMichael Kurz #define STM32F746_PK7_FUNC_LCD_DE 0xa70f
1338797c3c13SMichael Kurz #define STM32F746_PK7_FUNC_EVENTOUT 0xa710
1339797c3c13SMichael Kurz #define STM32F746_PK7_FUNC_ANALOG 0xa711
1340797c3c13SMichael Kurz 
1341797c3c13SMichael Kurz #endif /* _DT_BINDINGS_STM32F746_PINFUNC_H */
1342