1*e80dac0aSEugeniy Paltsev /*
2*e80dac0aSEugeniy Paltsev  * Synopsys HSDK SDP CGU clock driver dts bindings
3*e80dac0aSEugeniy Paltsev  *
4*e80dac0aSEugeniy Paltsev  * Copyright (C) 2017 Synopsys
5*e80dac0aSEugeniy Paltsev  * Author: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
6*e80dac0aSEugeniy Paltsev  *
7*e80dac0aSEugeniy Paltsev  * This file is licensed under the terms of the GNU General Public
8*e80dac0aSEugeniy Paltsev  * License version 2. This program is licensed "as is" without any
9*e80dac0aSEugeniy Paltsev  * warranty of any kind, whether express or implied.
10*e80dac0aSEugeniy Paltsev  */
11*e80dac0aSEugeniy Paltsev 
12*e80dac0aSEugeniy Paltsev #ifndef __DT_BINDINGS_CLK_HSDK_CGU_H_
13*e80dac0aSEugeniy Paltsev #define __DT_BINDINGS_CLK_HSDK_CGU_H_
14*e80dac0aSEugeniy Paltsev 
15*e80dac0aSEugeniy Paltsev #define CLK_ARC_PLL		0
16*e80dac0aSEugeniy Paltsev #define CLK_ARC			1
17*e80dac0aSEugeniy Paltsev #define CLK_DDR_PLL		2
18*e80dac0aSEugeniy Paltsev #define CLK_SYS_PLL		3
19*e80dac0aSEugeniy Paltsev #define CLK_SYS_APB		4
20*e80dac0aSEugeniy Paltsev #define CLK_SYS_AXI		5
21*e80dac0aSEugeniy Paltsev #define CLK_SYS_ETH		6
22*e80dac0aSEugeniy Paltsev #define CLK_SYS_USB		7
23*e80dac0aSEugeniy Paltsev #define CLK_SYS_SDIO		8
24*e80dac0aSEugeniy Paltsev #define CLK_SYS_HDMI		9
25*e80dac0aSEugeniy Paltsev #define CLK_SYS_GFX_CORE	10
26*e80dac0aSEugeniy Paltsev #define CLK_SYS_GFX_DMA		11
27*e80dac0aSEugeniy Paltsev #define CLK_SYS_GFX_CFG		12
28*e80dac0aSEugeniy Paltsev #define CLK_SYS_DMAC_CORE	13
29*e80dac0aSEugeniy Paltsev #define CLK_SYS_DMAC_CFG	14
30*e80dac0aSEugeniy Paltsev #define CLK_SYS_SDIO_REF	15
31*e80dac0aSEugeniy Paltsev #define CLK_SYS_SPI_REF		16
32*e80dac0aSEugeniy Paltsev #define CLK_SYS_I2C_REF		17
33*e80dac0aSEugeniy Paltsev #define CLK_SYS_UART_REF	18
34*e80dac0aSEugeniy Paltsev #define CLK_SYS_EBI_REF		19
35*e80dac0aSEugeniy Paltsev #define CLK_TUN_PLL		20
36*e80dac0aSEugeniy Paltsev #define CLK_TUN			21
37*e80dac0aSEugeniy Paltsev #define CLK_HDMI_PLL		22
38*e80dac0aSEugeniy Paltsev #define CLK_HDMI		23
39*e80dac0aSEugeniy Paltsev 
40*e80dac0aSEugeniy Paltsev #endif /* __DT_BINDINGS_CLK_HSDK_CGU_H_ */
41