13d2d115aSPatrick Delaunay /* SPDX-License-Identifier: GPL-2.0 or BSD-3-Clause */ 23d2d115aSPatrick Delaunay /* 3*a674313cSPatrick Delaunay * Copyright (C) STMicroelectronics 2018 - All Rights Reserved 43d2d115aSPatrick Delaunay * Author: Gabriel Fernandez <gabriel.fernandez@st.com> for STMicroelectronics. 53d2d115aSPatrick Delaunay */ 6*a674313cSPatrick Delaunay 7*a674313cSPatrick Delaunay #ifndef _DT_BINDINGS_STM32MP1_CLKS_H_ 8*a674313cSPatrick Delaunay #define _DT_BINDINGS_STM32MP1_CLKS_H_ 9*a674313cSPatrick Delaunay 103d2d115aSPatrick Delaunay /* OSCILLATOR clocks */ 113d2d115aSPatrick Delaunay #define CK_HSE 0 123d2d115aSPatrick Delaunay #define CK_CSI 1 133d2d115aSPatrick Delaunay #define CK_LSI 2 143d2d115aSPatrick Delaunay #define CK_LSE 3 153d2d115aSPatrick Delaunay #define CK_HSI 4 163d2d115aSPatrick Delaunay #define CK_HSE_DIV2 5 173d2d115aSPatrick Delaunay 183d2d115aSPatrick Delaunay /* Bus clocks */ 193d2d115aSPatrick Delaunay #define TIM2 6 203d2d115aSPatrick Delaunay #define TIM3 7 213d2d115aSPatrick Delaunay #define TIM4 8 223d2d115aSPatrick Delaunay #define TIM5 9 233d2d115aSPatrick Delaunay #define TIM6 10 243d2d115aSPatrick Delaunay #define TIM7 11 253d2d115aSPatrick Delaunay #define TIM12 12 263d2d115aSPatrick Delaunay #define TIM13 13 273d2d115aSPatrick Delaunay #define TIM14 14 283d2d115aSPatrick Delaunay #define LPTIM1 15 293d2d115aSPatrick Delaunay #define SPI2 16 303d2d115aSPatrick Delaunay #define SPI3 17 313d2d115aSPatrick Delaunay #define USART2 18 323d2d115aSPatrick Delaunay #define USART3 19 333d2d115aSPatrick Delaunay #define UART4 20 343d2d115aSPatrick Delaunay #define UART5 21 353d2d115aSPatrick Delaunay #define UART7 22 363d2d115aSPatrick Delaunay #define UART8 23 373d2d115aSPatrick Delaunay #define I2C1 24 383d2d115aSPatrick Delaunay #define I2C2 25 393d2d115aSPatrick Delaunay #define I2C3 26 403d2d115aSPatrick Delaunay #define I2C5 27 413d2d115aSPatrick Delaunay #define SPDIF 28 423d2d115aSPatrick Delaunay #define CEC 29 433d2d115aSPatrick Delaunay #define DAC12 30 443d2d115aSPatrick Delaunay #define MDIO 31 453d2d115aSPatrick Delaunay #define TIM1 32 463d2d115aSPatrick Delaunay #define TIM8 33 473d2d115aSPatrick Delaunay #define TIM15 34 483d2d115aSPatrick Delaunay #define TIM16 35 493d2d115aSPatrick Delaunay #define TIM17 36 503d2d115aSPatrick Delaunay #define SPI1 37 513d2d115aSPatrick Delaunay #define SPI4 38 523d2d115aSPatrick Delaunay #define SPI5 39 533d2d115aSPatrick Delaunay #define USART6 40 543d2d115aSPatrick Delaunay #define SAI1 41 553d2d115aSPatrick Delaunay #define SAI2 42 563d2d115aSPatrick Delaunay #define SAI3 43 573d2d115aSPatrick Delaunay #define DFSDM 44 583d2d115aSPatrick Delaunay #define FDCAN 45 593d2d115aSPatrick Delaunay #define LPTIM2 46 603d2d115aSPatrick Delaunay #define LPTIM3 47 613d2d115aSPatrick Delaunay #define LPTIM4 48 623d2d115aSPatrick Delaunay #define LPTIM5 49 633d2d115aSPatrick Delaunay #define SAI4 50 643d2d115aSPatrick Delaunay #define SYSCFG 51 653d2d115aSPatrick Delaunay #define VREF 52 663d2d115aSPatrick Delaunay #define TMPSENS 53 673d2d115aSPatrick Delaunay #define PMBCTRL 54 683d2d115aSPatrick Delaunay #define HDP 55 693d2d115aSPatrick Delaunay #define LTDC 56 703d2d115aSPatrick Delaunay #define DSI 57 713d2d115aSPatrick Delaunay #define IWDG2 58 723d2d115aSPatrick Delaunay #define USBPHY 59 733d2d115aSPatrick Delaunay #define STGENRO 60 743d2d115aSPatrick Delaunay #define SPI6 61 753d2d115aSPatrick Delaunay #define I2C4 62 763d2d115aSPatrick Delaunay #define I2C6 63 773d2d115aSPatrick Delaunay #define USART1 64 783d2d115aSPatrick Delaunay #define RTCAPB 65 79*a674313cSPatrick Delaunay #define TZC1 66 803d2d115aSPatrick Delaunay #define TZPC 67 813d2d115aSPatrick Delaunay #define IWDG1 68 823d2d115aSPatrick Delaunay #define BSEC 69 833d2d115aSPatrick Delaunay #define STGEN 70 843d2d115aSPatrick Delaunay #define DMA1 71 853d2d115aSPatrick Delaunay #define DMA2 72 863d2d115aSPatrick Delaunay #define DMAMUX 73 873d2d115aSPatrick Delaunay #define ADC12 74 883d2d115aSPatrick Delaunay #define USBO 75 893d2d115aSPatrick Delaunay #define SDMMC3 76 903d2d115aSPatrick Delaunay #define DCMI 77 913d2d115aSPatrick Delaunay #define CRYP2 78 923d2d115aSPatrick Delaunay #define HASH2 79 933d2d115aSPatrick Delaunay #define RNG2 80 943d2d115aSPatrick Delaunay #define CRC2 81 953d2d115aSPatrick Delaunay #define HSEM 82 963d2d115aSPatrick Delaunay #define IPCC 83 973d2d115aSPatrick Delaunay #define GPIOA 84 983d2d115aSPatrick Delaunay #define GPIOB 85 993d2d115aSPatrick Delaunay #define GPIOC 86 1003d2d115aSPatrick Delaunay #define GPIOD 87 1013d2d115aSPatrick Delaunay #define GPIOE 88 1023d2d115aSPatrick Delaunay #define GPIOF 89 1033d2d115aSPatrick Delaunay #define GPIOG 90 1043d2d115aSPatrick Delaunay #define GPIOH 91 1053d2d115aSPatrick Delaunay #define GPIOI 92 1063d2d115aSPatrick Delaunay #define GPIOJ 93 1073d2d115aSPatrick Delaunay #define GPIOK 94 1083d2d115aSPatrick Delaunay #define GPIOZ 95 1093d2d115aSPatrick Delaunay #define CRYP1 96 1103d2d115aSPatrick Delaunay #define HASH1 97 1113d2d115aSPatrick Delaunay #define RNG1 98 1123d2d115aSPatrick Delaunay #define BKPSRAM 99 1133d2d115aSPatrick Delaunay #define MDMA 100 114*a674313cSPatrick Delaunay #define GPU 101 115*a674313cSPatrick Delaunay #define ETHCK 102 116*a674313cSPatrick Delaunay #define ETHTX 103 117*a674313cSPatrick Delaunay #define ETHRX 104 118*a674313cSPatrick Delaunay #define ETHMAC 105 119*a674313cSPatrick Delaunay #define FMC 106 120*a674313cSPatrick Delaunay #define QSPI 107 121*a674313cSPatrick Delaunay #define SDMMC1 108 122*a674313cSPatrick Delaunay #define SDMMC2 109 123*a674313cSPatrick Delaunay #define CRC1 110 124*a674313cSPatrick Delaunay #define USBH 111 125*a674313cSPatrick Delaunay #define ETHSTP 112 126*a674313cSPatrick Delaunay #define TZC2 113 1273d2d115aSPatrick Delaunay 1283d2d115aSPatrick Delaunay /* Kernel clocks */ 129*a674313cSPatrick Delaunay #define SDMMC1_K 118 130*a674313cSPatrick Delaunay #define SDMMC2_K 119 131*a674313cSPatrick Delaunay #define SDMMC3_K 120 132*a674313cSPatrick Delaunay #define FMC_K 121 133*a674313cSPatrick Delaunay #define QSPI_K 122 134*a674313cSPatrick Delaunay #define ETHCK_K 123 135*a674313cSPatrick Delaunay #define RNG1_K 124 136*a674313cSPatrick Delaunay #define RNG2_K 125 137*a674313cSPatrick Delaunay #define GPU_K 126 138*a674313cSPatrick Delaunay #define USBPHY_K 127 139*a674313cSPatrick Delaunay #define STGEN_K 128 140*a674313cSPatrick Delaunay #define SPDIF_K 129 141*a674313cSPatrick Delaunay #define SPI1_K 130 142*a674313cSPatrick Delaunay #define SPI2_K 131 143*a674313cSPatrick Delaunay #define SPI3_K 132 144*a674313cSPatrick Delaunay #define SPI4_K 133 145*a674313cSPatrick Delaunay #define SPI5_K 134 146*a674313cSPatrick Delaunay #define SPI6_K 135 147*a674313cSPatrick Delaunay #define CEC_K 136 148*a674313cSPatrick Delaunay #define I2C1_K 137 149*a674313cSPatrick Delaunay #define I2C2_K 138 150*a674313cSPatrick Delaunay #define I2C3_K 139 151*a674313cSPatrick Delaunay #define I2C4_K 140 152*a674313cSPatrick Delaunay #define I2C5_K 141 153*a674313cSPatrick Delaunay #define I2C6_K 142 154*a674313cSPatrick Delaunay #define LPTIM1_K 143 155*a674313cSPatrick Delaunay #define LPTIM2_K 144 156*a674313cSPatrick Delaunay #define LPTIM3_K 145 157*a674313cSPatrick Delaunay #define LPTIM4_K 146 158*a674313cSPatrick Delaunay #define LPTIM5_K 147 159*a674313cSPatrick Delaunay #define USART1_K 148 160*a674313cSPatrick Delaunay #define USART2_K 149 161*a674313cSPatrick Delaunay #define USART3_K 150 162*a674313cSPatrick Delaunay #define UART4_K 151 163*a674313cSPatrick Delaunay #define UART5_K 152 164*a674313cSPatrick Delaunay #define USART6_K 153 165*a674313cSPatrick Delaunay #define UART7_K 154 166*a674313cSPatrick Delaunay #define UART8_K 155 167*a674313cSPatrick Delaunay #define DFSDM_K 156 168*a674313cSPatrick Delaunay #define FDCAN_K 157 169*a674313cSPatrick Delaunay #define SAI1_K 158 170*a674313cSPatrick Delaunay #define SAI2_K 159 171*a674313cSPatrick Delaunay #define SAI3_K 160 172*a674313cSPatrick Delaunay #define SAI4_K 161 173*a674313cSPatrick Delaunay #define ADC12_K 162 174*a674313cSPatrick Delaunay #define DSI_K 163 175*a674313cSPatrick Delaunay #define DSI_PX 164 176*a674313cSPatrick Delaunay #define ADFSDM_K 165 177*a674313cSPatrick Delaunay #define USBO_K 166 178*a674313cSPatrick Delaunay #define LTDC_PX 167 179*a674313cSPatrick Delaunay #define DAC12_K 168 180*a674313cSPatrick Delaunay #define ETHPTP_K 169 1813d2d115aSPatrick Delaunay 1823d2d115aSPatrick Delaunay /* PLL */ 183*a674313cSPatrick Delaunay #define PLL1 176 184*a674313cSPatrick Delaunay #define PLL2 177 185*a674313cSPatrick Delaunay #define PLL3 178 186*a674313cSPatrick Delaunay #define PLL4 179 1873d2d115aSPatrick Delaunay 1883d2d115aSPatrick Delaunay /* ODF */ 189*a674313cSPatrick Delaunay #define PLL1_P 180 190*a674313cSPatrick Delaunay #define PLL1_Q 181 191*a674313cSPatrick Delaunay #define PLL1_R 182 192*a674313cSPatrick Delaunay #define PLL2_P 183 193*a674313cSPatrick Delaunay #define PLL2_Q 184 194*a674313cSPatrick Delaunay #define PLL2_R 185 195*a674313cSPatrick Delaunay #define PLL3_P 186 196*a674313cSPatrick Delaunay #define PLL3_Q 187 197*a674313cSPatrick Delaunay #define PLL3_R 188 198*a674313cSPatrick Delaunay #define PLL4_P 189 199*a674313cSPatrick Delaunay #define PLL4_Q 190 200*a674313cSPatrick Delaunay #define PLL4_R 191 2013d2d115aSPatrick Delaunay 2023d2d115aSPatrick Delaunay /* AUX */ 203*a674313cSPatrick Delaunay #define RTC 192 2043d2d115aSPatrick Delaunay 2053d2d115aSPatrick Delaunay /* MCLK */ 206*a674313cSPatrick Delaunay #define CK_PER 193 207*a674313cSPatrick Delaunay #define CK_MPU 194 208*a674313cSPatrick Delaunay #define CK_AXI 195 209*a674313cSPatrick Delaunay #define CK_MCU 196 2103d2d115aSPatrick Delaunay 2113d2d115aSPatrick Delaunay /* Time base */ 212*a674313cSPatrick Delaunay #define TIM2_K 197 213*a674313cSPatrick Delaunay #define TIM3_K 198 214*a674313cSPatrick Delaunay #define TIM4_K 199 215*a674313cSPatrick Delaunay #define TIM5_K 200 216*a674313cSPatrick Delaunay #define TIM6_K 201 217*a674313cSPatrick Delaunay #define TIM7_K 202 218*a674313cSPatrick Delaunay #define TIM12_K 203 219*a674313cSPatrick Delaunay #define TIM13_K 204 220*a674313cSPatrick Delaunay #define TIM14_K 205 221*a674313cSPatrick Delaunay #define TIM1_K 206 222*a674313cSPatrick Delaunay #define TIM8_K 207 223*a674313cSPatrick Delaunay #define TIM15_K 208 224*a674313cSPatrick Delaunay #define TIM16_K 209 225*a674313cSPatrick Delaunay #define TIM17_K 210 2263d2d115aSPatrick Delaunay 2273d2d115aSPatrick Delaunay /* MCO clocks */ 228*a674313cSPatrick Delaunay #define CK_MCO1 211 229*a674313cSPatrick Delaunay #define CK_MCO2 212 2303d2d115aSPatrick Delaunay 2313d2d115aSPatrick Delaunay /* TRACE & DEBUG clocks */ 232*a674313cSPatrick Delaunay #define CK_DBG 214 233*a674313cSPatrick Delaunay #define CK_TRACE 215 2343d2d115aSPatrick Delaunay 2353d2d115aSPatrick Delaunay /* DDR */ 236*a674313cSPatrick Delaunay #define DDRC1 220 237*a674313cSPatrick Delaunay #define DDRC1LP 221 238*a674313cSPatrick Delaunay #define DDRC2 222 239*a674313cSPatrick Delaunay #define DDRC2LP 223 240*a674313cSPatrick Delaunay #define DDRPHYC 224 241*a674313cSPatrick Delaunay #define DDRPHYCLP 225 242*a674313cSPatrick Delaunay #define DDRCAPB 226 243*a674313cSPatrick Delaunay #define DDRCAPBLP 227 244*a674313cSPatrick Delaunay #define AXIDCG 228 245*a674313cSPatrick Delaunay #define DDRPHYCAPB 229 246*a674313cSPatrick Delaunay #define DDRPHYCAPBLP 230 247*a674313cSPatrick Delaunay #define DDRPERFM 231 2483d2d115aSPatrick Delaunay 249*a674313cSPatrick Delaunay #define STM32MP1_LAST_CLK 232 250*a674313cSPatrick Delaunay 251*a674313cSPatrick Delaunay #endif /* _DT_BINDINGS_STM32MP1_CLKS_H_ */ 252