1 /*
2  * Interrupt Controller Memory Map
3  *
4  * Copyright (C) 2004-2008 Freescale Semiconductor, Inc.
5  * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
6  *
7  * SPDX-License-Identifier:	GPL-2.0+
8  */
9 
10 #ifndef __INTCTRL_H__
11 #define __INTCTRL_H__
12 
13 #if defined(CONFIG_M5235) || defined(CONFIG_M5271) || \
14     defined(CONFIG_M5275) || defined(CONFIG_M5282) || \
15     defined(CONFIG_M547x) || defined(CONFIG_M548x)
16 #	define	CONFIG_SYS_CF_INTC_REG1
17 #endif
18 
19 typedef struct int0_ctrl {
20 	/* Interrupt Controller 0 */
21 	u32 iprh0;		/* 0x00 Pending High */
22 	u32 iprl0;		/* 0x04 Pending Low */
23 	u32 imrh0;		/* 0x08 Mask High */
24 	u32 imrl0;		/* 0x0C Mask Low */
25 	u32 frch0;		/* 0x10 Force High */
26 	u32 frcl0;		/* 0x14 Force Low */
27 #if defined(CONFIG_SYS_CF_INTC_REG1)
28 	u8 irlr;		/* 0x18 */
29 	u8 iacklpr;		/* 0x19 */
30 	u16 res1[19];		/* 0x1a - 0x3c */
31 #else
32 	u16 res1;		/* 0x18 - 0x19 */
33 	u16 icfg0;		/* 0x1A Configuration */
34 	u8 simr0;		/* 0x1C Set Interrupt Mask */
35 	u8 cimr0;		/* 0x1D Clear Interrupt Mask */
36 	u8 clmask0;		/* 0x1E Current Level Mask */
37 	u8 slmask;		/* 0x1F Saved Level Mask */
38 	u32 res2[8];		/* 0x20 - 0x3F */
39 #endif
40 	u8 icr0[64];		/* 0x40 - 0x7F Control registers */
41 	u32 res3[24];		/* 0x80 - 0xDF */
42 	u8 swiack0;		/* 0xE0 Software Interrupt ack */
43 	u8 res4[3];		/* 0xE1 - 0xE3 */
44 	u8 L1iack0;		/* 0xE4 Level n interrupt ack */
45 	u8 res5[3];		/* 0xE5 - 0xE7 */
46 	u8 L2iack0;		/* 0xE8 Level n interrupt ack */
47 	u8 res6[3];		/* 0xE9 - 0xEB */
48 	u8 L3iack0;		/* 0xEC Level n interrupt ack */
49 	u8 res7[3];		/* 0xED - 0xEF */
50 	u8 L4iack0;		/* 0xF0 Level n interrupt ack */
51 	u8 res8[3];		/* 0xF1 - 0xF3 */
52 	u8 L5iack0;		/* 0xF4 Level n interrupt ack */
53 	u8 res9[3];		/* 0xF5 - 0xF7 */
54 	u8 L6iack0;		/* 0xF8 Level n interrupt ack */
55 	u8 resa[3];		/* 0xF9 - 0xFB */
56 	u8 L7iack0;		/* 0xFC Level n interrupt ack */
57 	u8 resb[3];		/* 0xFD - 0xFF */
58 } int0_t;
59 
60 typedef struct int1_ctrl {
61 	/* Interrupt Controller 1 */
62 	u32 iprh1;		/* 0x00 Pending High */
63 	u32 iprl1;		/* 0x04 Pending Low */
64 	u32 imrh1;		/* 0x08 Mask High */
65 	u32 imrl1;		/* 0x0C Mask Low */
66 	u32 frch1;		/* 0x10 Force High */
67 	u32 frcl1;		/* 0x14 Force Low */
68 #if defined(CONFIG_SYS_CF_INTC_REG1)
69 	u8 irlr;		/* 0x18 */
70 	u8 iacklpr;		/* 0x19 */
71 	u16 res1[19];		/* 0x1a - 0x3c */
72 #else
73 	u16 res1;		/* 0x18 */
74 	u16 icfg1;		/* 0x1A Configuration */
75 	u8 simr1;		/* 0x1C Set Interrupt Mask */
76 	u8 cimr1;		/* 0x1D Clear Interrupt Mask */
77 	u16 res2;		/* 0x1E - 0x1F */
78 	u32 res3[8];		/* 0x20 - 0x3F */
79 #endif
80 	u8 icr1[64];		/* 0x40 - 0x7F */
81 	u32 res4[24];		/* 0x80 - 0xDF */
82 	u8 swiack1;		/* 0xE0 Software Interrupt ack */
83 	u8 res5[3];		/* 0xE1 - 0xE3 */
84 	u8 L1iack1;		/* 0xE4 Level n interrupt ack */
85 	u8 res6[3];		/* 0xE5 - 0xE7 */
86 	u8 L2iack1;		/* 0xE8 Level n interrupt ack */
87 	u8 res7[3];		/* 0xE9 - 0xEB */
88 	u8 L3iack1;		/* 0xEC Level n interrupt ack */
89 	u8 res8[3];		/* 0xED - 0xEF */
90 	u8 L4iack1;		/* 0xF0 Level n interrupt ack */
91 	u8 res9[3];		/* 0xF1 - 0xF3 */
92 	u8 L5iack1;		/* 0xF4 Level n interrupt ack */
93 	u8 resa[3];		/* 0xF5 - 0xF7 */
94 	u8 L6iack1;		/* 0xF8 Level n interrupt ack */
95 	u8 resb[3];		/* 0xF9 - 0xFB */
96 	u8 L7iack1;		/* 0xFC Level n interrupt ack */
97 	u8 resc[3];		/* 0xFD - 0xFF */
98 } int1_t;
99 
100 typedef struct intgack_ctrl1 {
101 	/* Global IACK Registers */
102 	u8 swiack;		/* 0x00 Global Software Interrupt ack */
103 	u8 res0[0x3];
104 	u8 gl1iack;		/* 0x04 */
105 	u8 resv1[0x3];
106 	u8 gl2iack;		/* 0x08 */
107 	u8 res2[0x3];
108 	u8 gl3iack;		/* 0x0C */
109 	u8 res3[0x3];
110 	u8 gl4iack;		/* 0x10 */
111 	u8 res4[0x3];
112 	u8 gl5iack;		/* 0x14 */
113 	u8 res5[0x3];
114 	u8 gl6iack;		/* 0x18 */
115 	u8 res6[0x3];
116 	u8 gl7iack;		/* 0x1C */
117 	u8 res7[0x3];
118 } intgack_t;
119 
120 #define INTC_IPRH_INT63			(0x80000000)
121 #define INTC_IPRH_INT62			(0x40000000)
122 #define INTC_IPRH_INT61			(0x20000000)
123 #define INTC_IPRH_INT60			(0x10000000)
124 #define INTC_IPRH_INT59			(0x08000000)
125 #define INTC_IPRH_INT58			(0x04000000)
126 #define INTC_IPRH_INT57			(0x02000000)
127 #define INTC_IPRH_INT56			(0x01000000)
128 #define INTC_IPRH_INT55			(0x00800000)
129 #define INTC_IPRH_INT54			(0x00400000)
130 #define INTC_IPRH_INT53			(0x00200000)
131 #define INTC_IPRH_INT52			(0x00100000)
132 #define INTC_IPRH_INT51			(0x00080000)
133 #define INTC_IPRH_INT50			(0x00040000)
134 #define INTC_IPRH_INT49			(0x00020000)
135 #define INTC_IPRH_INT48			(0x00010000)
136 #define INTC_IPRH_INT47			(0x00008000)
137 #define INTC_IPRH_INT46			(0x00004000)
138 #define INTC_IPRH_INT45			(0x00002000)
139 #define INTC_IPRH_INT44			(0x00001000)
140 #define INTC_IPRH_INT43			(0x00000800)
141 #define INTC_IPRH_INT42			(0x00000400)
142 #define INTC_IPRH_INT41			(0x00000200)
143 #define INTC_IPRH_INT40			(0x00000100)
144 #define INTC_IPRH_INT39			(0x00000080)
145 #define INTC_IPRH_INT38			(0x00000040)
146 #define INTC_IPRH_INT37			(0x00000020)
147 #define INTC_IPRH_INT36			(0x00000010)
148 #define INTC_IPRH_INT35			(0x00000008)
149 #define INTC_IPRH_INT34			(0x00000004)
150 #define INTC_IPRH_INT33			(0x00000002)
151 #define INTC_IPRH_INT32			(0x00000001)
152 
153 #define INTC_IPRL_INT31			(0x80000000)
154 #define INTC_IPRL_INT30			(0x40000000)
155 #define INTC_IPRL_INT29			(0x20000000)
156 #define INTC_IPRL_INT28			(0x10000000)
157 #define INTC_IPRL_INT27			(0x08000000)
158 #define INTC_IPRL_INT26			(0x04000000)
159 #define INTC_IPRL_INT25			(0x02000000)
160 #define INTC_IPRL_INT24			(0x01000000)
161 #define INTC_IPRL_INT23			(0x00800000)
162 #define INTC_IPRL_INT22			(0x00400000)
163 #define INTC_IPRL_INT21			(0x00200000)
164 #define INTC_IPRL_INT20			(0x00100000)
165 #define INTC_IPRL_INT19			(0x00080000)
166 #define INTC_IPRL_INT18			(0x00040000)
167 #define INTC_IPRL_INT17			(0x00020000)
168 #define INTC_IPRL_INT16			(0x00010000)
169 #define INTC_IPRL_INT15			(0x00008000)
170 #define INTC_IPRL_INT14			(0x00004000)
171 #define INTC_IPRL_INT13			(0x00002000)
172 #define INTC_IPRL_INT12			(0x00001000)
173 #define INTC_IPRL_INT11			(0x00000800)
174 #define INTC_IPRL_INT10			(0x00000400)
175 #define INTC_IPRL_INT9			(0x00000200)
176 #define INTC_IPRL_INT8			(0x00000100)
177 #define INTC_IPRL_INT7			(0x00000080)
178 #define INTC_IPRL_INT6			(0x00000040)
179 #define INTC_IPRL_INT5			(0x00000020)
180 #define INTC_IPRL_INT4			(0x00000010)
181 #define INTC_IPRL_INT3			(0x00000008)
182 #define INTC_IPRL_INT2			(0x00000004)
183 #define INTC_IPRL_INT1			(0x00000002)
184 #define INTC_IPRL_INT0			(0x00000001)
185 
186 #define INTC_IMRLn_MASKALL		(0x00000001)
187 
188 #define INTC_IRLR(x)			(((x) & 0x7F) << 1)
189 #define INTC_IRLR_MASK			(0x01)
190 
191 #define INTC_IACKLPR_LVL(x)		(((x) & 0x07) << 4)
192 #define INTC_IACKLPR_LVL_MASK		(0x8F)
193 #define INTC_IACKLPR_PRI(x)		((x) & 0x0F)
194 #define INTC_IACKLPR_PRI_MASK		(0xF0)
195 
196 #if defined(CONFIG_SYS_CF_INTC_REG1)
197 #define INTC_ICR_IL(x)			(((x) & 0x07) << 3)
198 #define INTC_ICR_IL_MASK		(0xC7)
199 #define INTC_ICR_IP(x)			((x) & 0x07)
200 #define INTC_ICR_IP_MASK		(0xF8)
201 #else
202 #define INTC_ICR_IL(x)			((x) & 0x07)
203 #define INTC_ICR_IL_MASK		(0xF8)
204 #endif
205 
206 #define INTC_ICONFIG_ELVLPRI_MASK	(0x01FF)
207 #define INTC_ICONFIG_ELVLPRI7		(0x8000)
208 #define INTC_ICONFIG_ELVLPRI6		(0x4000)
209 #define INTC_ICONFIG_ELVLPRI5		(0x2000)
210 #define INTC_ICONFIG_ELVLPRI4		(0x1000)
211 #define INTC_ICONFIG_ELVLPRI3		(0x0800)
212 #define INTC_ICONFIG_ELVLPRI2		(0x0400)
213 #define INTC_ICONFIG_ELVLPRI1		(0x0200)
214 #define INTC_ICONFIG_EMASK		(0x0020)
215 
216 #define INTC_SIMR_ALL			(0x40)
217 #define INTC_SIMR(x)			((x) & 0x3F)
218 #define INTC_SIMR_MASK			(0x80)
219 
220 #define INTC_CIMR_ALL			(0x40)
221 #define INTC_CIMR(x)			((x) & 0x3F)
222 #define INTC_CIMR_MASK			(0x80)
223 
224 #define INTC_CLMASK(x)			((x) & 0x0F)
225 #define INTC_CLMASK_MASK		(0xF0)
226 
227 #define INTC_SLMASK(x)			((x) & 0x0F)
228 #define INTC_SLMASK_MASK		(0xF0)
229 
230 #endif				/* __INTCTRL_H__ */
231