1*83d290c5STom Rini // SPDX-License-Identifier: GPL-2.0
209f455dcSMasahiro Yamada /*
31680d7b6SStephen Warren * Copyright (c) 2014-2015, NVIDIA CORPORATION. All rights reserved.
409f455dcSMasahiro Yamada */
509f455dcSMasahiro Yamada
609f455dcSMasahiro Yamada #define pr_fmt(fmt) "tegra-xusb-padctl: " fmt
709f455dcSMasahiro Yamada
809f455dcSMasahiro Yamada #include <common.h>
909f455dcSMasahiro Yamada #include <errno.h>
10be789092SSimon Glass #include <dm/of_access.h>
11be789092SSimon Glass #include <dm/ofnode.h>
1209f455dcSMasahiro Yamada
131680d7b6SStephen Warren #include "../xusb-padctl-common.h"
141680d7b6SStephen Warren
1509f455dcSMasahiro Yamada #include <dt-bindings/pinctrl/pinctrl-tegra-xusb.h>
1609f455dcSMasahiro Yamada
1709f455dcSMasahiro Yamada #define XUSB_PADCTL_ELPG_PROGRAM 0x01c
1809f455dcSMasahiro Yamada #define XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_VCORE_DOWN (1 << 26)
1909f455dcSMasahiro Yamada #define XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN_EARLY (1 << 25)
2009f455dcSMasahiro Yamada #define XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN (1 << 24)
2109f455dcSMasahiro Yamada
2209f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL1 0x040
2309f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL1_PLL0_LOCKDET (1 << 19)
2409f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL1_REFCLK_SEL_MASK (0xf << 12)
2509f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL1_PLL_RST (1 << 1)
2609f455dcSMasahiro Yamada
2709f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL2 0x044
2809f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL2_REFCLKBUF_EN (1 << 6)
2909f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL2_TXCLKREF_EN (1 << 5)
3009f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_P0_CTL2_TXCLKREF_SEL (1 << 4)
3109f455dcSMasahiro Yamada
3209f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1 0x138
3309f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL1_LOCKDET (1 << 27)
3409f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL1_MODE (1 << 24)
3509f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_PWR_OVRD (1 << 3)
3609f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_RST (1 << 1)
3709f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_IDDQ (1 << 0)
3809f455dcSMasahiro Yamada
3909f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1 0x148
4009f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ_OVRD (1 << 1)
4109f455dcSMasahiro Yamada #define XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ (1 << 0)
4209f455dcSMasahiro Yamada
4309f455dcSMasahiro Yamada enum tegra124_function {
4409f455dcSMasahiro Yamada TEGRA124_FUNC_SNPS,
4509f455dcSMasahiro Yamada TEGRA124_FUNC_XUSB,
4609f455dcSMasahiro Yamada TEGRA124_FUNC_UART,
4709f455dcSMasahiro Yamada TEGRA124_FUNC_PCIE,
4809f455dcSMasahiro Yamada TEGRA124_FUNC_USB3,
4909f455dcSMasahiro Yamada TEGRA124_FUNC_SATA,
5009f455dcSMasahiro Yamada TEGRA124_FUNC_RSVD,
5109f455dcSMasahiro Yamada };
5209f455dcSMasahiro Yamada
5309f455dcSMasahiro Yamada static const char *const tegra124_functions[] = {
5409f455dcSMasahiro Yamada "snps",
5509f455dcSMasahiro Yamada "xusb",
5609f455dcSMasahiro Yamada "uart",
5709f455dcSMasahiro Yamada "pcie",
5809f455dcSMasahiro Yamada "usb3",
5909f455dcSMasahiro Yamada "sata",
6009f455dcSMasahiro Yamada "rsvd",
6109f455dcSMasahiro Yamada };
6209f455dcSMasahiro Yamada
6309f455dcSMasahiro Yamada static const unsigned int tegra124_otg_functions[] = {
6409f455dcSMasahiro Yamada TEGRA124_FUNC_SNPS,
6509f455dcSMasahiro Yamada TEGRA124_FUNC_XUSB,
6609f455dcSMasahiro Yamada TEGRA124_FUNC_UART,
6709f455dcSMasahiro Yamada TEGRA124_FUNC_RSVD,
6809f455dcSMasahiro Yamada };
6909f455dcSMasahiro Yamada
7009f455dcSMasahiro Yamada static const unsigned int tegra124_usb_functions[] = {
7109f455dcSMasahiro Yamada TEGRA124_FUNC_SNPS,
7209f455dcSMasahiro Yamada TEGRA124_FUNC_XUSB,
7309f455dcSMasahiro Yamada };
7409f455dcSMasahiro Yamada
7509f455dcSMasahiro Yamada static const unsigned int tegra124_pci_functions[] = {
7609f455dcSMasahiro Yamada TEGRA124_FUNC_PCIE,
7709f455dcSMasahiro Yamada TEGRA124_FUNC_USB3,
7809f455dcSMasahiro Yamada TEGRA124_FUNC_SATA,
7909f455dcSMasahiro Yamada TEGRA124_FUNC_RSVD,
8009f455dcSMasahiro Yamada };
8109f455dcSMasahiro Yamada
8209f455dcSMasahiro Yamada #define TEGRA124_LANE(_name, _offset, _shift, _mask, _iddq, _funcs) \
8309f455dcSMasahiro Yamada { \
8409f455dcSMasahiro Yamada .name = _name, \
8509f455dcSMasahiro Yamada .offset = _offset, \
8609f455dcSMasahiro Yamada .shift = _shift, \
8709f455dcSMasahiro Yamada .mask = _mask, \
8809f455dcSMasahiro Yamada .iddq = _iddq, \
8909f455dcSMasahiro Yamada .num_funcs = ARRAY_SIZE(tegra124_##_funcs##_functions), \
9009f455dcSMasahiro Yamada .funcs = tegra124_##_funcs##_functions, \
9109f455dcSMasahiro Yamada }
9209f455dcSMasahiro Yamada
9309f455dcSMasahiro Yamada static const struct tegra_xusb_padctl_lane tegra124_lanes[] = {
9409f455dcSMasahiro Yamada TEGRA124_LANE("otg-0", 0x004, 0, 0x3, 0, otg),
9509f455dcSMasahiro Yamada TEGRA124_LANE("otg-1", 0x004, 2, 0x3, 0, otg),
9609f455dcSMasahiro Yamada TEGRA124_LANE("otg-2", 0x004, 4, 0x3, 0, otg),
9709f455dcSMasahiro Yamada TEGRA124_LANE("ulpi-0", 0x004, 12, 0x1, 0, usb),
9809f455dcSMasahiro Yamada TEGRA124_LANE("hsic-0", 0x004, 14, 0x1, 0, usb),
9909f455dcSMasahiro Yamada TEGRA124_LANE("hsic-1", 0x004, 15, 0x1, 0, usb),
10009f455dcSMasahiro Yamada TEGRA124_LANE("pcie-0", 0x134, 16, 0x3, 1, pci),
10109f455dcSMasahiro Yamada TEGRA124_LANE("pcie-1", 0x134, 18, 0x3, 2, pci),
10209f455dcSMasahiro Yamada TEGRA124_LANE("pcie-2", 0x134, 20, 0x3, 3, pci),
10309f455dcSMasahiro Yamada TEGRA124_LANE("pcie-3", 0x134, 22, 0x3, 4, pci),
10409f455dcSMasahiro Yamada TEGRA124_LANE("pcie-4", 0x134, 24, 0x3, 5, pci),
10509f455dcSMasahiro Yamada TEGRA124_LANE("sata-0", 0x134, 26, 0x3, 6, pci),
10609f455dcSMasahiro Yamada };
10709f455dcSMasahiro Yamada
tegra_xusb_padctl_enable(struct tegra_xusb_padctl * padctl)10809f455dcSMasahiro Yamada static int tegra_xusb_padctl_enable(struct tegra_xusb_padctl *padctl)
10909f455dcSMasahiro Yamada {
11009f455dcSMasahiro Yamada u32 value;
11109f455dcSMasahiro Yamada
11209f455dcSMasahiro Yamada if (padctl->enable++ > 0)
11309f455dcSMasahiro Yamada return 0;
11409f455dcSMasahiro Yamada
11509f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
11609f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN;
11709f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
11809f455dcSMasahiro Yamada
11909f455dcSMasahiro Yamada udelay(100);
12009f455dcSMasahiro Yamada
12109f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
12209f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN_EARLY;
12309f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
12409f455dcSMasahiro Yamada
12509f455dcSMasahiro Yamada udelay(100);
12609f455dcSMasahiro Yamada
12709f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
12809f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_VCORE_DOWN;
12909f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
13009f455dcSMasahiro Yamada
13109f455dcSMasahiro Yamada return 0;
13209f455dcSMasahiro Yamada }
13309f455dcSMasahiro Yamada
tegra_xusb_padctl_disable(struct tegra_xusb_padctl * padctl)13409f455dcSMasahiro Yamada static int tegra_xusb_padctl_disable(struct tegra_xusb_padctl *padctl)
13509f455dcSMasahiro Yamada {
13609f455dcSMasahiro Yamada u32 value;
13709f455dcSMasahiro Yamada
13809f455dcSMasahiro Yamada if (padctl->enable == 0) {
1399b643e31SMasahiro Yamada pr_err("unbalanced enable/disable");
14009f455dcSMasahiro Yamada return 0;
14109f455dcSMasahiro Yamada }
14209f455dcSMasahiro Yamada
14309f455dcSMasahiro Yamada if (--padctl->enable > 0)
14409f455dcSMasahiro Yamada return 0;
14509f455dcSMasahiro Yamada
14609f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
14709f455dcSMasahiro Yamada value |= XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_VCORE_DOWN;
14809f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
14909f455dcSMasahiro Yamada
15009f455dcSMasahiro Yamada udelay(100);
15109f455dcSMasahiro Yamada
15209f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
15309f455dcSMasahiro Yamada value |= XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN_EARLY;
15409f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
15509f455dcSMasahiro Yamada
15609f455dcSMasahiro Yamada udelay(100);
15709f455dcSMasahiro Yamada
15809f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM);
15909f455dcSMasahiro Yamada value |= XUSB_PADCTL_ELPG_PROGRAM_AUX_MUX_LP0_CLAMP_EN;
16009f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM);
16109f455dcSMasahiro Yamada
16209f455dcSMasahiro Yamada return 0;
16309f455dcSMasahiro Yamada }
16409f455dcSMasahiro Yamada
phy_prepare(struct tegra_xusb_phy * phy)16509f455dcSMasahiro Yamada static int phy_prepare(struct tegra_xusb_phy *phy)
16609f455dcSMasahiro Yamada {
16709f455dcSMasahiro Yamada return tegra_xusb_padctl_enable(phy->padctl);
16809f455dcSMasahiro Yamada }
16909f455dcSMasahiro Yamada
phy_unprepare(struct tegra_xusb_phy * phy)17009f455dcSMasahiro Yamada static int phy_unprepare(struct tegra_xusb_phy *phy)
17109f455dcSMasahiro Yamada {
17209f455dcSMasahiro Yamada return tegra_xusb_padctl_disable(phy->padctl);
17309f455dcSMasahiro Yamada }
17409f455dcSMasahiro Yamada
pcie_phy_enable(struct tegra_xusb_phy * phy)17509f455dcSMasahiro Yamada static int pcie_phy_enable(struct tegra_xusb_phy *phy)
17609f455dcSMasahiro Yamada {
17709f455dcSMasahiro Yamada struct tegra_xusb_padctl *padctl = phy->padctl;
17809f455dcSMasahiro Yamada int err = -ETIMEDOUT;
17909f455dcSMasahiro Yamada unsigned long start;
18009f455dcSMasahiro Yamada u32 value;
18109f455dcSMasahiro Yamada
18209f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
18309f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_P0_CTL1_REFCLK_SEL_MASK;
18409f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
18509f455dcSMasahiro Yamada
18609f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_P0_CTL2);
18709f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_P0_CTL2_REFCLKBUF_EN |
18809f455dcSMasahiro Yamada XUSB_PADCTL_IOPHY_PLL_P0_CTL2_TXCLKREF_EN |
18909f455dcSMasahiro Yamada XUSB_PADCTL_IOPHY_PLL_P0_CTL2_TXCLKREF_SEL;
19009f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_P0_CTL2);
19109f455dcSMasahiro Yamada
19209f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
19309f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_P0_CTL1_PLL_RST;
19409f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
19509f455dcSMasahiro Yamada
19609f455dcSMasahiro Yamada start = get_timer(0);
19709f455dcSMasahiro Yamada
19809f455dcSMasahiro Yamada while (get_timer(start) < 50) {
19909f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
20009f455dcSMasahiro Yamada if (value & XUSB_PADCTL_IOPHY_PLL_P0_CTL1_PLL0_LOCKDET) {
20109f455dcSMasahiro Yamada err = 0;
20209f455dcSMasahiro Yamada break;
20309f455dcSMasahiro Yamada }
20409f455dcSMasahiro Yamada }
20509f455dcSMasahiro Yamada
20609f455dcSMasahiro Yamada return err;
20709f455dcSMasahiro Yamada }
20809f455dcSMasahiro Yamada
pcie_phy_disable(struct tegra_xusb_phy * phy)20909f455dcSMasahiro Yamada static int pcie_phy_disable(struct tegra_xusb_phy *phy)
21009f455dcSMasahiro Yamada {
21109f455dcSMasahiro Yamada struct tegra_xusb_padctl *padctl = phy->padctl;
21209f455dcSMasahiro Yamada u32 value;
21309f455dcSMasahiro Yamada
21409f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
21509f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_P0_CTL1_PLL_RST;
21609f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_P0_CTL1);
21709f455dcSMasahiro Yamada
21809f455dcSMasahiro Yamada return 0;
21909f455dcSMasahiro Yamada }
22009f455dcSMasahiro Yamada
sata_phy_enable(struct tegra_xusb_phy * phy)22109f455dcSMasahiro Yamada static int sata_phy_enable(struct tegra_xusb_phy *phy)
22209f455dcSMasahiro Yamada {
22309f455dcSMasahiro Yamada struct tegra_xusb_padctl *padctl = phy->padctl;
22409f455dcSMasahiro Yamada int err = -ETIMEDOUT;
22509f455dcSMasahiro Yamada unsigned long start;
22609f455dcSMasahiro Yamada u32 value;
22709f455dcSMasahiro Yamada
22809f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1);
22909f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ_OVRD;
23009f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ;
23109f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1);
23209f455dcSMasahiro Yamada
23309f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
23409f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_PWR_OVRD;
23509f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_IDDQ;
23609f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
23709f455dcSMasahiro Yamada
23809f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
23909f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL1_MODE;
24009f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
24109f455dcSMasahiro Yamada
24209f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
24309f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_RST;
24409f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
24509f455dcSMasahiro Yamada
24609f455dcSMasahiro Yamada start = get_timer(0);
24709f455dcSMasahiro Yamada
24809f455dcSMasahiro Yamada while (get_timer(start) < 50) {
24909f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
25009f455dcSMasahiro Yamada if (value & XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL1_LOCKDET) {
25109f455dcSMasahiro Yamada err = 0;
25209f455dcSMasahiro Yamada break;
25309f455dcSMasahiro Yamada }
25409f455dcSMasahiro Yamada }
25509f455dcSMasahiro Yamada
25609f455dcSMasahiro Yamada return err;
25709f455dcSMasahiro Yamada }
25809f455dcSMasahiro Yamada
sata_phy_disable(struct tegra_xusb_phy * phy)25909f455dcSMasahiro Yamada static int sata_phy_disable(struct tegra_xusb_phy *phy)
26009f455dcSMasahiro Yamada {
26109f455dcSMasahiro Yamada struct tegra_xusb_padctl *padctl = phy->padctl;
26209f455dcSMasahiro Yamada u32 value;
26309f455dcSMasahiro Yamada
26409f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
26509f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_RST;
26609f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
26709f455dcSMasahiro Yamada
26809f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
26909f455dcSMasahiro Yamada value &= ~XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL1_MODE;
27009f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
27109f455dcSMasahiro Yamada
27209f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
27309f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_PWR_OVRD;
27409f455dcSMasahiro Yamada value |= XUSB_PADCTL_IOPHY_PLL_S0_CTL1_PLL_IDDQ;
27509f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_PLL_S0_CTL1);
27609f455dcSMasahiro Yamada
27709f455dcSMasahiro Yamada value = padctl_readl(padctl, XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1);
27809f455dcSMasahiro Yamada value |= ~XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ_OVRD;
27909f455dcSMasahiro Yamada value |= ~XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1_IDDQ;
28009f455dcSMasahiro Yamada padctl_writel(padctl, value, XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL1);
28109f455dcSMasahiro Yamada
28209f455dcSMasahiro Yamada return 0;
28309f455dcSMasahiro Yamada }
28409f455dcSMasahiro Yamada
28509f455dcSMasahiro Yamada static const struct tegra_xusb_phy_ops pcie_phy_ops = {
28609f455dcSMasahiro Yamada .prepare = phy_prepare,
28709f455dcSMasahiro Yamada .enable = pcie_phy_enable,
28809f455dcSMasahiro Yamada .disable = pcie_phy_disable,
28909f455dcSMasahiro Yamada .unprepare = phy_unprepare,
29009f455dcSMasahiro Yamada };
29109f455dcSMasahiro Yamada
29209f455dcSMasahiro Yamada static const struct tegra_xusb_phy_ops sata_phy_ops = {
29309f455dcSMasahiro Yamada .prepare = phy_prepare,
29409f455dcSMasahiro Yamada .enable = sata_phy_enable,
29509f455dcSMasahiro Yamada .disable = sata_phy_disable,
29609f455dcSMasahiro Yamada .unprepare = phy_unprepare,
29709f455dcSMasahiro Yamada };
29809f455dcSMasahiro Yamada
299095e6583SStephen Warren static struct tegra_xusb_phy tegra124_phys[] = {
300095e6583SStephen Warren {
301095e6583SStephen Warren .type = TEGRA_XUSB_PADCTL_PCIE,
30209f455dcSMasahiro Yamada .ops = &pcie_phy_ops,
303095e6583SStephen Warren .padctl = &padctl,
30409f455dcSMasahiro Yamada },
305095e6583SStephen Warren {
306095e6583SStephen Warren .type = TEGRA_XUSB_PADCTL_SATA,
30709f455dcSMasahiro Yamada .ops = &sata_phy_ops,
308095e6583SStephen Warren .padctl = &padctl,
30909f455dcSMasahiro Yamada },
31009f455dcSMasahiro Yamada };
31109f455dcSMasahiro Yamada
312095e6583SStephen Warren static const struct tegra_xusb_padctl_soc tegra124_socdata = {
313095e6583SStephen Warren .lanes = tegra124_lanes,
314095e6583SStephen Warren .num_lanes = ARRAY_SIZE(tegra124_lanes),
315095e6583SStephen Warren .functions = tegra124_functions,
316095e6583SStephen Warren .num_functions = ARRAY_SIZE(tegra124_functions),
317095e6583SStephen Warren .phys = tegra124_phys,
318095e6583SStephen Warren .num_phys = ARRAY_SIZE(tegra124_phys),
319095e6583SStephen Warren };
32009f455dcSMasahiro Yamada
tegra_xusb_padctl_init(void)321be789092SSimon Glass void tegra_xusb_padctl_init(void)
32209f455dcSMasahiro Yamada {
323be789092SSimon Glass ofnode nodes[1];
324be789092SSimon Glass int count = 0;
325be789092SSimon Glass int ret;
32609f455dcSMasahiro Yamada
327be789092SSimon Glass debug("%s: start\n", __func__);
328be789092SSimon Glass if (of_live_active()) {
329be789092SSimon Glass struct device_node *np = of_find_compatible_node(NULL, NULL,
330be789092SSimon Glass "nvidia,tegra124-xusb-padctl");
331be789092SSimon Glass
332be789092SSimon Glass debug("np=%p\n", np);
333be789092SSimon Glass if (np) {
334be789092SSimon Glass nodes[0] = np_to_ofnode(np);
335be789092SSimon Glass count = 1;
336be789092SSimon Glass }
337be789092SSimon Glass } else {
338be789092SSimon Glass int node_offsets[1];
339be789092SSimon Glass int i;
340be789092SSimon Glass
341be789092SSimon Glass count = fdtdec_find_aliases_for_id(gd->fdt_blob, "padctl",
34209f455dcSMasahiro Yamada COMPAT_NVIDIA_TEGRA124_XUSB_PADCTL,
343be789092SSimon Glass node_offsets, ARRAY_SIZE(node_offsets));
344be789092SSimon Glass for (i = 0; i < count; i++)
345be789092SSimon Glass nodes[i] = offset_to_ofnode(node_offsets[i]);
346be789092SSimon Glass }
347be789092SSimon Glass
348be789092SSimon Glass ret = tegra_xusb_process_nodes(nodes, count, &tegra124_socdata);
349be789092SSimon Glass debug("%s: done, ret=%d\n", __func__, ret);
35009f455dcSMasahiro Yamada }
351