1*83d290c5STom Rini // SPDX-License-Identifier: GPL-2.0
209f455dcSMasahiro Yamada /*
309f455dcSMasahiro Yamada * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
409f455dcSMasahiro Yamada */
509f455dcSMasahiro Yamada
609f455dcSMasahiro Yamada /* Tegra114 high-level function multiplexing */
709f455dcSMasahiro Yamada
809f455dcSMasahiro Yamada #include <common.h>
909f455dcSMasahiro Yamada #include <asm/arch/clock.h>
1009f455dcSMasahiro Yamada #include <asm/arch/funcmux.h>
1109f455dcSMasahiro Yamada #include <asm/arch/pinmux.h>
1209f455dcSMasahiro Yamada
funcmux_select(enum periph_id id,int config)1309f455dcSMasahiro Yamada int funcmux_select(enum periph_id id, int config)
1409f455dcSMasahiro Yamada {
1509f455dcSMasahiro Yamada int bad_config = config != FUNCMUX_DEFAULT;
1609f455dcSMasahiro Yamada
1709f455dcSMasahiro Yamada switch (id) {
1809f455dcSMasahiro Yamada case PERIPH_ID_UART4:
1909f455dcSMasahiro Yamada switch (config) {
2009f455dcSMasahiro Yamada case FUNCMUX_UART4_GMI:
2109f455dcSMasahiro Yamada pinmux_set_func(PMUX_PINGRP_GMI_A16_PJ7,
2209f455dcSMasahiro Yamada PMUX_FUNC_UARTD);
2309f455dcSMasahiro Yamada pinmux_set_func(PMUX_PINGRP_GMI_A17_PB0,
2409f455dcSMasahiro Yamada PMUX_FUNC_UARTD);
2509f455dcSMasahiro Yamada pinmux_set_func(PMUX_PINGRP_GMI_A18_PB1,
2609f455dcSMasahiro Yamada PMUX_FUNC_UARTD);
2709f455dcSMasahiro Yamada pinmux_set_func(PMUX_PINGRP_GMI_A19_PK7,
2809f455dcSMasahiro Yamada PMUX_FUNC_UARTD);
2909f455dcSMasahiro Yamada
3009f455dcSMasahiro Yamada pinmux_set_io(PMUX_PINGRP_GMI_A16_PJ7, PMUX_PIN_OUTPUT);
3109f455dcSMasahiro Yamada pinmux_set_io(PMUX_PINGRP_GMI_A17_PB0, PMUX_PIN_INPUT);
3209f455dcSMasahiro Yamada pinmux_set_io(PMUX_PINGRP_GMI_A18_PB1, PMUX_PIN_INPUT);
3309f455dcSMasahiro Yamada pinmux_set_io(PMUX_PINGRP_GMI_A19_PK7, PMUX_PIN_OUTPUT);
3409f455dcSMasahiro Yamada
3509f455dcSMasahiro Yamada pinmux_tristate_disable(PMUX_PINGRP_GMI_A16_PJ7);
3609f455dcSMasahiro Yamada pinmux_tristate_disable(PMUX_PINGRP_GMI_A17_PB0);
3709f455dcSMasahiro Yamada pinmux_tristate_disable(PMUX_PINGRP_GMI_A18_PB1);
3809f455dcSMasahiro Yamada pinmux_tristate_disable(PMUX_PINGRP_GMI_A19_PK7);
3909f455dcSMasahiro Yamada break;
4009f455dcSMasahiro Yamada }
4109f455dcSMasahiro Yamada break;
4209f455dcSMasahiro Yamada
4309f455dcSMasahiro Yamada /* Add other periph IDs here as needed */
4409f455dcSMasahiro Yamada
4509f455dcSMasahiro Yamada default:
4609f455dcSMasahiro Yamada debug("%s: invalid periph_id %d", __func__, id);
4709f455dcSMasahiro Yamada return -1;
4809f455dcSMasahiro Yamada }
4909f455dcSMasahiro Yamada
5009f455dcSMasahiro Yamada if (bad_config) {
5109f455dcSMasahiro Yamada debug("%s: invalid config %d for periph_id %d", __func__,
5209f455dcSMasahiro Yamada config, id);
5309f455dcSMasahiro Yamada return -1;
5409f455dcSMasahiro Yamada }
5509f455dcSMasahiro Yamada return 0;
5609f455dcSMasahiro Yamada }
57