1 /* 2 * (C) Copyright 2014 - 2015 Xilinx, Inc. 3 * Michal Simek <michal.simek@xilinx.com> 4 * (This file derived from arch/arm/cpu/armv8/zynqmp/cpu.c) 5 * 6 * Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved. 7 * 8 * SPDX-License-Identifier: GPL-2.0+ 9 */ 10 11 #include <common.h> 12 #include <asm/system.h> 13 #include <asm/armv8/mmu.h> 14 15 /* size: IO + NR_DRAM_BANKS + terminator */ 16 struct mm_region tegra_mem_map[1 + CONFIG_NR_DRAM_BANKS + 1] = { 17 { 18 .virt = 0x0UL, 19 .phys = 0x0UL, 20 .size = 0x80000000UL, 21 .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | 22 PTE_BLOCK_NON_SHARE | 23 PTE_BLOCK_PXN | PTE_BLOCK_UXN 24 }, { 25 .virt = 0x80000000UL, 26 .phys = 0x80000000UL, 27 .size = 0x80000000UL, 28 .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | 29 PTE_BLOCK_INNER_SHARE 30 }, { 31 /* List terminator */ 32 0, 33 } 34 }; 35 36 struct mm_region *mem_map = tegra_mem_map; 37