xref: /openbmc/u-boot/arch/arm/mach-socfpga/Kconfig (revision e9c847c363a1e0b7d964af7a0a46744a22a0a2ce)
17865f4b0SMasahiro Yamadaif ARCH_SOCFPGA
27865f4b0SMasahiro Yamada
377d2f7f5SSimon Glassconfig SPL_LIBCOMMON_SUPPORT
477d2f7f5SSimon Glass	default y
577d2f7f5SSimon Glass
61646eba8SSimon Glassconfig SPL_LIBDISK_SUPPORT
71646eba8SSimon Glass	default y
81646eba8SSimon Glass
9cc4288efSSimon Glassconfig SPL_LIBGENERIC_SUPPORT
10cc4288efSSimon Glass	default y
11cc4288efSSimon Glass
121fdf7c64SSimon Glassconfig SPL_MMC_SUPPORT
131fdf7c64SSimon Glass	default y if DM_MMC
141fdf7c64SSimon Glass
15d6b9bd89SSimon Glassconfig SPL_NAND_SUPPORT
16d6b9bd89SSimon Glass	default y if SPL_NAND_DENALI
17d6b9bd89SSimon Glass
18e00f76ceSSimon Glassconfig SPL_SERIAL_SUPPORT
19e00f76ceSSimon Glass	default y
20e00f76ceSSimon Glass
21e404ade4SSimon Glassconfig SPL_SPI_FLASH_SUPPORT
22f35ed9edSSimon Glass	default y if SPL_SPI_SUPPORT
23f35ed9edSSimon Glass
24f35ed9edSSimon Glassconfig SPL_SPI_SUPPORT
25e404ade4SSimon Glass	default y if DM_SPI
26e404ade4SSimon Glass
2702e69a5dSSimon Glassconfig SPL_WATCHDOG_SUPPORT
2802e69a5dSSimon Glass	default y
2902e69a5dSSimon Glass
30cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_ARRIA5
31cd9b7317SMarek Vasut	bool
32ed77aeb5SDinh Nguyen	select TARGET_SOCFPGA_GEN5
33cd9b7317SMarek Vasut
34cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_CYCLONE5
35cd9b7317SMarek Vasut	bool
36ed77aeb5SDinh Nguyen	select TARGET_SOCFPGA_GEN5
37ed77aeb5SDinh Nguyen
38ed77aeb5SDinh Nguyenconfig TARGET_SOCFPGA_GEN5
39ed77aeb5SDinh Nguyen	bool
40cd9b7317SMarek Vasut
417865f4b0SMasahiro Yamadachoice
427865f4b0SMasahiro Yamada	prompt "Altera SOCFPGA board select"
43a26cd049SJoe Hershberger	optional
447865f4b0SMasahiro Yamada
45cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_ARRIA5_SOCDK
46cd9b7317SMarek Vasut	bool "Altera SOCFPGA SoCDK (Arria V)"
47cd9b7317SMarek Vasut	select TARGET_SOCFPGA_ARRIA5
487865f4b0SMasahiro Yamada
49cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_CYCLONE5_SOCDK
50cd9b7317SMarek Vasut	bool "Altera SOCFPGA SoCDK (Cyclone V)"
51cd9b7317SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
527865f4b0SMasahiro Yamada
53d88995a8SMarek Vasutconfig TARGET_SOCFPGA_DENX_MCVEVK
54d88995a8SMarek Vasut	bool "DENX MCVEVK (Cyclone V)"
55d88995a8SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
56d88995a8SMarek Vasut
57856b30daSMarek Vasutconfig TARGET_SOCFPGA_EBV_SOCRATES
58856b30daSMarek Vasut	bool "EBV SoCrates (Cyclone V)"
59856b30daSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
60856b30daSMarek Vasut
6135546f6fSPavel Machekconfig TARGET_SOCFPGA_IS1
6235546f6fSPavel Machek	bool "IS1 (Cyclone V)"
6335546f6fSPavel Machek	select TARGET_SOCFPGA_CYCLONE5
6435546f6fSPavel Machek
65569a191aSMarek Vasutconfig TARGET_SOCFPGA_SAMTEC_VINING_FPGA
66569a191aSMarek Vasut	bool "samtec VIN|ING FPGA (Cyclone V)"
67569a191aSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
68569a191aSMarek Vasut
69cf0a8dabSMarek Vasutconfig TARGET_SOCFPGA_SR1500
70cf0a8dabSMarek Vasut	bool "SR1500 (Cyclone V)"
71cf0a8dabSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
72cf0a8dabSMarek Vasut
7355c7a765SDinh Nguyenconfig TARGET_SOCFPGA_TERASIC_DE0_NANO
7455c7a765SDinh Nguyen	bool "Terasic DE0-Nano-Atlas (Cyclone V)"
7555c7a765SDinh Nguyen	select TARGET_SOCFPGA_CYCLONE5
7655c7a765SDinh Nguyen
77*e9c847c3SAnatolij Gustschinconfig TARGET_SOCFPGA_TERASIC_DE1_SOC
78*e9c847c3SAnatolij Gustschin	bool "Terasic DE1-SoC (Cyclone V)"
79*e9c847c3SAnatolij Gustschin	select TARGET_SOCFPGA_CYCLONE5
80*e9c847c3SAnatolij Gustschin
81952caa28SMarek Vasutconfig TARGET_SOCFPGA_TERASIC_SOCKIT
82952caa28SMarek Vasut	bool "Terasic SoCkit (Cyclone V)"
83952caa28SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
84952caa28SMarek Vasut
857865f4b0SMasahiro Yamadaendchoice
867865f4b0SMasahiro Yamada
877865f4b0SMasahiro Yamadaconfig SYS_BOARD
88f0892401SMarek Vasut	default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
89f0892401SMarek Vasut	default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
9055c7a765SDinh Nguyen	default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
91*e9c847c3SAnatolij Gustschin	default "de1-soc" if TARGET_SOCFPGA_TERASIC_DE1_SOC
9235546f6fSPavel Machek	default "is1" if TARGET_SOCFPGA_IS1
93d88995a8SMarek Vasut	default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
94952caa28SMarek Vasut	default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
95856b30daSMarek Vasut	default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
96ae9996c8SStefan Roese	default "sr1500" if TARGET_SOCFPGA_SR1500
97569a191aSMarek Vasut	default "vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
987865f4b0SMasahiro Yamada
997865f4b0SMasahiro Yamadaconfig SYS_VENDOR
100cd9b7317SMarek Vasut	default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
101cd9b7317SMarek Vasut	default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
102d88995a8SMarek Vasut	default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
103856b30daSMarek Vasut	default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
104569a191aSMarek Vasut	default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
10555c7a765SDinh Nguyen	default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
106*e9c847c3SAnatolij Gustschin	default "terasic" if TARGET_SOCFPGA_TERASIC_DE1_SOC
107952caa28SMarek Vasut	default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
1087865f4b0SMasahiro Yamada
1097865f4b0SMasahiro Yamadaconfig SYS_SOC
1107865f4b0SMasahiro Yamada	default "socfpga"
1117865f4b0SMasahiro Yamada
1127865f4b0SMasahiro Yamadaconfig SYS_CONFIG_NAME
1133cbc7b87SDinh Nguyen	default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
1143cbc7b87SDinh Nguyen	default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
11555c7a765SDinh Nguyen	default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
116*e9c847c3SAnatolij Gustschin	default "socfpga_de1_soc" if TARGET_SOCFPGA_TERASIC_DE1_SOC
11735546f6fSPavel Machek	default "socfpga_is1" if TARGET_SOCFPGA_IS1
118d88995a8SMarek Vasut	default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
119952caa28SMarek Vasut	default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
120856b30daSMarek Vasut	default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
121ae9996c8SStefan Roese	default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
122569a191aSMarek Vasut	default "socfpga_vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
1237865f4b0SMasahiro Yamada
1247865f4b0SMasahiro Yamadaendif
125