xref: /openbmc/u-boot/arch/arm/mach-socfpga/Kconfig (revision e404ade42d72513ea51d66b9474bcce194bab848)
17865f4b0SMasahiro Yamadaif ARCH_SOCFPGA
27865f4b0SMasahiro Yamada
377d2f7f5SSimon Glassconfig SPL_LIBCOMMON_SUPPORT
477d2f7f5SSimon Glass	default y
577d2f7f5SSimon Glass
61646eba8SSimon Glassconfig SPL_LIBDISK_SUPPORT
71646eba8SSimon Glass	default y
81646eba8SSimon Glass
9cc4288efSSimon Glassconfig SPL_LIBGENERIC_SUPPORT
10cc4288efSSimon Glass	default y
11cc4288efSSimon Glass
121fdf7c64SSimon Glassconfig SPL_MMC_SUPPORT
131fdf7c64SSimon Glass	default y if DM_MMC
141fdf7c64SSimon Glass
15d6b9bd89SSimon Glassconfig SPL_NAND_SUPPORT
16d6b9bd89SSimon Glass	default y if SPL_NAND_DENALI
17d6b9bd89SSimon Glass
18e00f76ceSSimon Glassconfig SPL_SERIAL_SUPPORT
19e00f76ceSSimon Glass	default y
20e00f76ceSSimon Glass
21*e404ade4SSimon Glassconfig SPL_SPI_FLASH_SUPPORT
22*e404ade4SSimon Glass	default y if DM_SPI
23*e404ade4SSimon Glass
24cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_ARRIA5
25cd9b7317SMarek Vasut	bool
26ed77aeb5SDinh Nguyen	select TARGET_SOCFPGA_GEN5
27cd9b7317SMarek Vasut
28cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_CYCLONE5
29cd9b7317SMarek Vasut	bool
30ed77aeb5SDinh Nguyen	select TARGET_SOCFPGA_GEN5
31ed77aeb5SDinh Nguyen
32ed77aeb5SDinh Nguyenconfig TARGET_SOCFPGA_GEN5
33ed77aeb5SDinh Nguyen	bool
34cd9b7317SMarek Vasut
357865f4b0SMasahiro Yamadachoice
367865f4b0SMasahiro Yamada	prompt "Altera SOCFPGA board select"
37a26cd049SJoe Hershberger	optional
387865f4b0SMasahiro Yamada
39cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_ARRIA5_SOCDK
40cd9b7317SMarek Vasut	bool "Altera SOCFPGA SoCDK (Arria V)"
41cd9b7317SMarek Vasut	select TARGET_SOCFPGA_ARRIA5
427865f4b0SMasahiro Yamada
43cd9b7317SMarek Vasutconfig TARGET_SOCFPGA_CYCLONE5_SOCDK
44cd9b7317SMarek Vasut	bool "Altera SOCFPGA SoCDK (Cyclone V)"
45cd9b7317SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
467865f4b0SMasahiro Yamada
47d88995a8SMarek Vasutconfig TARGET_SOCFPGA_DENX_MCVEVK
48d88995a8SMarek Vasut	bool "DENX MCVEVK (Cyclone V)"
49d88995a8SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
50d88995a8SMarek Vasut
51856b30daSMarek Vasutconfig TARGET_SOCFPGA_EBV_SOCRATES
52856b30daSMarek Vasut	bool "EBV SoCrates (Cyclone V)"
53856b30daSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
54856b30daSMarek Vasut
5535546f6fSPavel Machekconfig TARGET_SOCFPGA_IS1
5635546f6fSPavel Machek	bool "IS1 (Cyclone V)"
5735546f6fSPavel Machek	select TARGET_SOCFPGA_CYCLONE5
5835546f6fSPavel Machek
59569a191aSMarek Vasutconfig TARGET_SOCFPGA_SAMTEC_VINING_FPGA
60569a191aSMarek Vasut	bool "samtec VIN|ING FPGA (Cyclone V)"
61569a191aSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
62569a191aSMarek Vasut
63cf0a8dabSMarek Vasutconfig TARGET_SOCFPGA_SR1500
64cf0a8dabSMarek Vasut	bool "SR1500 (Cyclone V)"
65cf0a8dabSMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
66cf0a8dabSMarek Vasut
6755c7a765SDinh Nguyenconfig TARGET_SOCFPGA_TERASIC_DE0_NANO
6855c7a765SDinh Nguyen	bool "Terasic DE0-Nano-Atlas (Cyclone V)"
6955c7a765SDinh Nguyen	select TARGET_SOCFPGA_CYCLONE5
7055c7a765SDinh Nguyen
71952caa28SMarek Vasutconfig TARGET_SOCFPGA_TERASIC_SOCKIT
72952caa28SMarek Vasut	bool "Terasic SoCkit (Cyclone V)"
73952caa28SMarek Vasut	select TARGET_SOCFPGA_CYCLONE5
74952caa28SMarek Vasut
757865f4b0SMasahiro Yamadaendchoice
767865f4b0SMasahiro Yamada
777865f4b0SMasahiro Yamadaconfig SYS_BOARD
78f0892401SMarek Vasut	default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
79f0892401SMarek Vasut	default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
8055c7a765SDinh Nguyen	default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
8135546f6fSPavel Machek	default "is1" if TARGET_SOCFPGA_IS1
82d88995a8SMarek Vasut	default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
83952caa28SMarek Vasut	default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
84856b30daSMarek Vasut	default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
85ae9996c8SStefan Roese	default "sr1500" if TARGET_SOCFPGA_SR1500
86569a191aSMarek Vasut	default "vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
877865f4b0SMasahiro Yamada
887865f4b0SMasahiro Yamadaconfig SYS_VENDOR
89cd9b7317SMarek Vasut	default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
90cd9b7317SMarek Vasut	default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
91d88995a8SMarek Vasut	default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
92856b30daSMarek Vasut	default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
93569a191aSMarek Vasut	default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
9455c7a765SDinh Nguyen	default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
95952caa28SMarek Vasut	default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
967865f4b0SMasahiro Yamada
977865f4b0SMasahiro Yamadaconfig SYS_SOC
987865f4b0SMasahiro Yamada	default "socfpga"
997865f4b0SMasahiro Yamada
1007865f4b0SMasahiro Yamadaconfig SYS_CONFIG_NAME
1013cbc7b87SDinh Nguyen	default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
1023cbc7b87SDinh Nguyen	default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
10355c7a765SDinh Nguyen	default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
10435546f6fSPavel Machek	default "socfpga_is1" if TARGET_SOCFPGA_IS1
105d88995a8SMarek Vasut	default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
106952caa28SMarek Vasut	default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
107856b30daSMarek Vasut	default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
108ae9996c8SStefan Roese	default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
109569a191aSMarek Vasut	default "socfpga_vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
1107865f4b0SMasahiro Yamada
1117865f4b0SMasahiro Yamadaendif
112