1 /*
2  * (C) Copyright 2010 Samsung Electronics
3  * Naveen Krishna Ch <ch.naveen@samsung.com>
4  *
5  * SPDX-License-Identifier:	GPL-2.0+
6  *
7  * Note: This file contains the register description for Memory subsystem
8  * 	 (SROM, NAND Flash, OneNand, DDR, OneDRAM) on S5PC1XX.
9  *
10  * 	 Only SROMC is defined as of now
11  */
12 
13 #ifndef __ASM_ARCH_SROMC_H_
14 #define __ASM_ARCH_SROMC_H_
15 
16 #define SMC_DATA16_WIDTH(x)    (1<<((x*4)+0))
17 #define SMC_BYTE_ADDR_MODE(x)  (1<<((x*4)+1))  /* 0-> Half-word base address*/
18 						/* 1-> Byte base address*/
19 #define SMC_WAIT_ENABLE(x)     (1<<((x*4)+2))
20 #define SMC_BYTE_ENABLE(x)     (1<<((x*4)+3))
21 
22 #define SMC_BC_TACS(x) (x << 28) /* 0clk     address set-up */
23 #define SMC_BC_TCOS(x) (x << 24) /* 4clk     chip selection set-up */
24 #define SMC_BC_TACC(x) (x << 16) /* 14clk    access cycle */
25 #define SMC_BC_TCOH(x) (x << 12) /* 1clk     chip selection hold */
26 #define SMC_BC_TAH(x)  (x << 8)  /* 4clk     address holding time */
27 #define SMC_BC_TACP(x) (x << 4)  /* 6clk     page mode access cycle */
28 #define SMC_BC_PMC(x)  (x << 0)  /* normal(1data)page mode configuration */
29 
30 #ifndef __ASSEMBLY__
31 struct s5p_sromc {
32 	unsigned int	bw;
33 	unsigned int	bc[6];
34 };
35 #endif	/* __ASSEMBLY__ */
36 
37 /* Configure the Band Width and Bank Control Regs for required SROMC Bank */
38 void s5p_config_sromc(u32 srom_bank, u32 srom_bw_conf, u32 srom_bc_conf);
39 
40 #endif /* __ASM_ARCH_SMC_H_ */
41