1 /*
2  * K2L: Clock management APIs
3  *
4  * (C) Copyright 2012-2014
5  *     Texas Instruments Incorporated, <www.ti.com>
6  *
7  * SPDX-License-Identifier:     GPL-2.0+
8  */
9 
10 #ifndef __ASM_ARCH_CLOCK_K2L_H
11 #define __ASM_ARCH_CLOCK_K2L_H
12 
13 #define PLLSET_CMD_LIST	"<pa|arm|ddr3>"
14 
15 #define KS2_CLK1_6	sys_clk0_6_clk
16 
17 #define CORE_PLL_799	{CORE_PLL, 13, 1, 2}
18 #define CORE_PLL_983	{CORE_PLL, 16, 1, 2}
19 #define CORE_PLL_1000	{CORE_PLL, 114, 7, 2}
20 #define CORE_PLL_1167	{CORE_PLL, 19, 1, 2}
21 #define CORE_PLL_1198	{CORE_PLL, 39, 2, 2}
22 #define CORE_PLL_1228	{CORE_PLL, 20, 1, 2}
23 #define PASS_PLL_1228	{PASS_PLL, 20, 1, 2}
24 #define PASS_PLL_983	{PASS_PLL, 16, 1, 2}
25 #define PASS_PLL_1050	{PASS_PLL, 205, 12, 2}
26 #define TETRIS_PLL_491	{TETRIS_PLL, 8, 1, 2}
27 #define TETRIS_PLL_737	{TETRIS_PLL, 12, 1, 2}
28 #define TETRIS_PLL_799	{TETRIS_PLL, 13, 1, 2}
29 #define TETRIS_PLL_983	{TETRIS_PLL, 16, 1, 2}
30 #define TETRIS_PLL_1000	{TETRIS_PLL, 114, 7, 2}
31 #define TETRIS_PLL_1167	{TETRIS_PLL, 19, 1, 2}
32 #define TETRIS_PLL_1198	{TETRIS_PLL, 39, 2, 2}
33 #define TETRIS_PLL_1228	{TETRIS_PLL, 20, 1, 2}
34 #define TETRIS_PLL_1352	{TETRIS_PLL, 22, 1, 2}
35 #define TETRIS_PLL_1401	{TETRIS_PLL, 114, 5, 2}
36 #define DDR3_PLL_200	{DDR3_PLL, 4, 1, 2}
37 #define DDR3_PLL_400	{DDR3_PLL, 16, 1, 4}
38 #define DDR3_PLL_800	{DDR3_PLL, 16, 1, 2}
39 #define DDR3_PLL_333	{DDR3_PLL, 20, 1, 6}
40 
41 /* k2l DEV supports 800, 1000, 1200 MHz */
42 #define DEV_SUPPORTED_SPEEDS	0x383
43 /* k2l ARM supportd 800, 1000, 1200, MHz */
44 #define ARM_SUPPORTED_SPEEDS	0x383
45 
46 #endif
47