1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3  * (C) Copyright 2010-2013
4  * NVIDIA Corporation <www.nvidia.com>
5  */
6 
7 #ifndef _TEGRA124_FLOW_H_
8 #define _TEGRA124_FLOW_H_
9 
10 struct flow_ctlr {
11 	u32 halt_cpu_events;	/* offset 0x00 */
12 	u32 halt_cop_events;	/* offset 0x04 */
13 	u32 cpu_csr;		/* offset 0x08 */
14 	u32 cop_csr;		/* offset 0x0c */
15 	u32 xrq_events;		/* offset 0x10 */
16 	u32 halt_cpu1_events;	/* offset 0x14 */
17 	u32 cpu1_csr;		/* offset 0x18 */
18 	u32 halt_cpu2_events;	/* offset 0x1c */
19 	u32 cpu2_csr;		/* offset 0x20 */
20 	u32 halt_cpu3_events;	/* offset 0x24 */
21 	u32 cpu3_csr;		/* offset 0x28 */
22 	u32 cluster_control;	/* offset 0x2c */
23 	u32 halt_cop1_events;	/* offset 0x30 */
24 	u32 halt_cop1_csr;	/* offset 0x34 */
25 	u32 cpu_pwr_csr;	/* offset 0x38 */
26 	u32 mpid;		/* offset 0x3c */
27 	u32 ram_repair;		/* offset 0x40 */
28 	u32 flow_dbg_sel;	/* offset 0x44 */
29 	u32 flow_dbg_cnt0;	/* offset 0x48 */
30 	u32 flow_dbg_cnt1;	/* offset 0x4c */
31 	u32 flow_dbg_qual;	/* offset 0x50 */
32 	u32 flow_ctlr_spare;	/* offset 0x54 */
33 	u32 ram_repair_cluster1;/* offset 0x58 */
34 };
35 
36 /* HALT_COP_EVENTS_0, 0x04 */
37 #define EVENT_MSEC		(1 << 24)
38 #define EVENT_USEC		(1 << 25)
39 #define EVENT_JTAG		(1 << 28)
40 #define EVENT_MODE_STOP		(2 << 29)
41 
42 /* FLOW_CTLR_CLUSTER_CONTROL_0 0x2c */
43 #define ACTIVE_LP		(1 << 0)
44 
45 /* CPUn_CSR_0 */
46 #define CSR_ENABLE		(1 << 0)
47 #define CSR_IMMEDIATE_WAKE	(1 << 3)
48 #define CSR_WAIT_WFI_SHIFT	8
49 #define CSR_PWR_OFF_STS		(1 << 16)
50 
51 /* RAM_REPAIR, 0x40, 0x58 */
52 enum {
53 	RAM_REPAIR_REQ = 0x1 << 0,
54 	RAM_REPAIR_STS = 0x1 << 1,
55 };
56 
57 #endif	/*  _TEGRA124_FLOW_H_ */
58