xref: /openbmc/qemu/tcg/riscv/tcg-target-con-str.h (revision 06831001)
1 /* SPDX-License-Identifier: MIT */
2 /*
3  * Define RISC-V target-specific operand constraints.
4  * Copyright (c) 2021 Linaro
5  */
6 
7 /*
8  * Define constraint letters for register sets:
9  * REGS(letter, register_mask)
10  */
11 REGS('r', ALL_GENERAL_REGS)
12 
13 /*
14  * Define constraint letters for constants:
15  * CONST(letter, TCG_CT_CONST_* bit set)
16  */
17 CONST('I', TCG_CT_CONST_S12)
18 CONST('J', TCG_CT_CONST_J12)
19 CONST('N', TCG_CT_CONST_N12)
20 CONST('M', TCG_CT_CONST_M12)
21 CONST('Z', TCG_CT_CONST_ZERO)
22