xref: /openbmc/qemu/tcg/arm/tcg-target-reg-bits.h (revision 0cc14182)
1 /* SPDX-License-Identifier: MIT */
2 /*
3  * Define target-specific register size
4  * Copyright (c) 2023 Linaro
5  */
6 
7 #ifndef TCG_TARGET_REG_BITS_H
8 #define TCG_TARGET_REG_BITS_H
9 
10 #define TCG_TARGET_REG_BITS  32
11 
12 #endif
13