1 /*
2  * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
3  *				processor CORE configuration
4  *
5  *  See <xtensa/config/core.h>, which includes this file, for more details.
6  */
7 
8 /* Xtensa processor core configuration information.
9 
10    Copyright (c) 1999-2015 Tensilica Inc.
11 
12    Permission is hereby granted, free of charge, to any person obtaining
13    a copy of this software and associated documentation files (the
14    "Software"), to deal in the Software without restriction, including
15    without limitation the rights to use, copy, modify, merge, publish,
16    distribute, sublicense, and/or sell copies of the Software, and to
17    permit persons to whom the Software is furnished to do so, subject to
18    the following conditions:
19 
20    The above copyright notice and this permission notice shall be included
21    in all copies or substantial portions of the Software.
22 
23    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24    EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
26    IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
27    CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
28    TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
29    SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */
30 
31 #ifndef XTENSA_CORE_DE212_CORE_ISA_H
32 #define XTENSA_CORE_DE212_CORE_ISA_H
33 
34 /****************************************************************************
35 	    Parameters Useful for Any Code, USER or PRIVILEGED
36  ****************************************************************************/
37 
38 /*
39  *  Note:  Macros of the form XCHAL_HAVE_*** have a value of 1 if the option is
40  *  configured, and a value of 0 otherwise.  These macros are always defined.
41  */
42 
43 
44 /*----------------------------------------------------------------------
45 				ISA
46   ----------------------------------------------------------------------*/
47 
48 #define XCHAL_HAVE_BE			0	/* big-endian byte ordering */
49 #define XCHAL_HAVE_WINDOWED		1	/* windowed registers option */
50 #define XCHAL_NUM_AREGS			32	/* num of physical addr regs */
51 #define XCHAL_NUM_AREGS_LOG2		5	/* log2(XCHAL_NUM_AREGS) */
52 #define XCHAL_MAX_INSTRUCTION_SIZE	3	/* max instr bytes (3..8) */
53 #define XCHAL_HAVE_DEBUG		1	/* debug option */
54 #define XCHAL_HAVE_DENSITY		1	/* 16-bit instructions */
55 #define XCHAL_HAVE_LOOPS		1	/* zero-overhead loops */
56 #define XCHAL_LOOP_BUFFER_SIZE		0	/* zero-ov. loop instr buffer size */
57 #define XCHAL_HAVE_NSA			1	/* NSA/NSAU instructions */
58 #define XCHAL_HAVE_MINMAX		1	/* MIN/MAX instructions */
59 #define XCHAL_HAVE_SEXT			1	/* SEXT instruction */
60 #define XCHAL_HAVE_DEPBITS		0	/* DEPBITS instruction */
61 #define XCHAL_HAVE_CLAMPS		1	/* CLAMPS instruction */
62 #define XCHAL_HAVE_MUL16		1	/* MUL16S/MUL16U instructions */
63 #define XCHAL_HAVE_MUL32		1	/* MULL instruction */
64 #define XCHAL_HAVE_MUL32_HIGH		0	/* MULUH/MULSH instructions */
65 #define XCHAL_HAVE_DIV32		1	/* QUOS/QUOU/REMS/REMU instructions */
66 #define XCHAL_HAVE_L32R			1	/* L32R instruction */
67 #define XCHAL_HAVE_ABSOLUTE_LITERALS	0	/* non-PC-rel (extended) L32R */
68 #define XCHAL_HAVE_CONST16		0	/* CONST16 instruction */
69 #define XCHAL_HAVE_ADDX			1	/* ADDX#/SUBX# instructions */
70 #define XCHAL_HAVE_EXCLUSIVE            0	/* L32EX/S32EX instructions */
71 #define XCHAL_HAVE_WIDE_BRANCHES	0	/* B*.W18 or B*.W15 instr's */
72 #define XCHAL_HAVE_PREDICTED_BRANCHES	0	/* B[EQ/EQZ/NE/NEZ]T instr's */
73 #define XCHAL_HAVE_CALL4AND12		1	/* (obsolete option) */
74 #define XCHAL_HAVE_ABS			1	/* ABS instruction */
75 /*#define XCHAL_HAVE_POPC		0*/	/* POPC instruction */
76 /*#define XCHAL_HAVE_CRC		0*/	/* CRC instruction */
77 #define XCHAL_HAVE_RELEASE_SYNC		1	/* L32AI/S32RI instructions */
78 #define XCHAL_HAVE_S32C1I		1	/* S32C1I instruction */
79 #define XCHAL_HAVE_SPECULATION		0	/* speculation */
80 #define XCHAL_HAVE_FULL_RESET		1	/* all regs/state reset */
81 #define XCHAL_NUM_CONTEXTS		1	/* */
82 #define XCHAL_NUM_MISC_REGS		2	/* num of scratch regs (0..4) */
83 #define XCHAL_HAVE_TAP_MASTER		0	/* JTAG TAP control instr's */
84 #define XCHAL_HAVE_PRID			1	/* processor ID register */
85 #define XCHAL_HAVE_EXTERN_REGS		1	/* WER/RER instructions */
86 #define XCHAL_HAVE_MX			0	/* MX core (Tensilica internal) */
87 #define XCHAL_HAVE_MP_INTERRUPTS	0	/* interrupt distributor port */
88 #define XCHAL_HAVE_MP_RUNSTALL		0	/* core RunStall control port */
89 #define XCHAL_HAVE_PSO			0	/* Power Shut-Off */
90 #define XCHAL_HAVE_PSO_CDM		0	/* core/debug/mem pwr domains */
91 #define XCHAL_HAVE_PSO_FULL_RETENTION	0	/* all regs preserved on PSO */
92 #define XCHAL_HAVE_THREADPTR		0	/* THREADPTR register */
93 #define XCHAL_HAVE_BOOLEANS		0	/* boolean registers */
94 #define XCHAL_HAVE_CP			0	/* CPENABLE reg (coprocessor) */
95 #define XCHAL_CP_MAXCFG			0	/* max allowed cp id plus one */
96 #define XCHAL_HAVE_MAC16		1	/* MAC16 package */
97 
98 #define XCHAL_HAVE_FUSION		0	/* Fusion*/
99 #define XCHAL_HAVE_FUSION_FP		0	/* Fusion FP option */
100 #define XCHAL_HAVE_FUSION_LOW_POWER	0	/* Fusion Low Power option */
101 #define XCHAL_HAVE_FUSION_AES		0	/* Fusion BLE/Wifi AES-128 CCM option */
102 #define XCHAL_HAVE_FUSION_CONVENC	0	/* Fusion Conv Encode option */
103 #define XCHAL_HAVE_FUSION_LFSR_CRC	0	/* Fusion LFSR-CRC option */
104 #define XCHAL_HAVE_FUSION_BITOPS	0	/* Fusion Bit Operations Support option */
105 #define XCHAL_HAVE_FUSION_AVS		0	/* Fusion AVS option */
106 #define XCHAL_HAVE_FUSION_16BIT_BASEBAND 0	/* Fusion 16-bit Baseband option */
107 #define XCHAL_HAVE_HIFIPRO		0	/* HiFiPro Audio Engine pkg */
108 #define XCHAL_HAVE_HIFI4		0	/* HiFi4 Audio Engine pkg */
109 #define XCHAL_HAVE_HIFI4_VFPU		0	/* HiFi4 Audio Engine VFPU option */
110 #define XCHAL_HAVE_HIFI3		0	/* HiFi3 Audio Engine pkg */
111 #define XCHAL_HAVE_HIFI3_VFPU		0	/* HiFi3 Audio Engine VFPU option */
112 #define XCHAL_HAVE_HIFI2		0	/* HiFi2 Audio Engine pkg */
113 #define XCHAL_HAVE_HIFI2EP		0	/* HiFi2EP */
114 #define XCHAL_HAVE_HIFI_MINI		0
115 
116 
117 
118 #define XCHAL_HAVE_VECTORFPU2005	0	/* vector floating-point pkg */
119 #define XCHAL_HAVE_USER_DPFPU		0       /* user DP floating-point pkg */
120 #define XCHAL_HAVE_USER_SPFPU		0       /* user DP floating-point pkg */
121 #define XCHAL_HAVE_FP			0	/* single prec floating point */
122 #define XCHAL_HAVE_FP_DIV		0	/* FP with DIV instructions */
123 #define XCHAL_HAVE_FP_RECIP		0	/* FP with RECIP instructions */
124 #define XCHAL_HAVE_FP_SQRT		0	/* FP with SQRT instructions */
125 #define XCHAL_HAVE_FP_RSQRT		0	/* FP with RSQRT instructions */
126 #define XCHAL_HAVE_DFP			0	/* double precision FP pkg */
127 #define XCHAL_HAVE_DFP_DIV		0	/* DFP with DIV instructions */
128 #define XCHAL_HAVE_DFP_RECIP		0	/* DFP with RECIP instructions*/
129 #define XCHAL_HAVE_DFP_SQRT		0	/* DFP with SQRT instructions */
130 #define XCHAL_HAVE_DFP_RSQRT		0	/* DFP with RSQRT instructions*/
131 #define XCHAL_HAVE_DFP_ACCEL		0	/* double precision FP acceleration pkg */
132 #define XCHAL_HAVE_DFP_accel		XCHAL_HAVE_DFP_ACCEL	/* for backward compatibility */
133 
134 #define XCHAL_HAVE_DFPU_SINGLE_ONLY	0	/* DFPU Coprocessor, single precision only */
135 #define XCHAL_HAVE_DFPU_SINGLE_DOUBLE	0	/* DFPU Coprocessor, single and double precision */
136 #define XCHAL_HAVE_VECTRA1		0	/* Vectra I  pkg */
137 #define XCHAL_HAVE_VECTRALX		0	/* Vectra LX pkg */
138 #define XCHAL_HAVE_PDX4		        0	/* PDX4 */
139 #define XCHAL_HAVE_PDX8		        0	/* PDX8 */
140 #define XCHAL_HAVE_PDX16		0	/* PDX16 */
141 #define XCHAL_HAVE_CONNXD2		0	/* ConnX D2 pkg */
142 #define XCHAL_HAVE_CONNXD2_DUALLSFLIX   0	/* ConnX D2 & Dual LoadStore Flix */
143 #define XCHAL_HAVE_BBE16		0	/* ConnX BBE16 pkg */
144 #define XCHAL_HAVE_BBE16_RSQRT		0	/* BBE16 & vector recip sqrt */
145 #define XCHAL_HAVE_BBE16_VECDIV		0	/* BBE16 & vector divide */
146 #define XCHAL_HAVE_BBE16_DESPREAD	0	/* BBE16 & despread */
147 #define XCHAL_HAVE_BBENEP		0	/* ConnX BBENEP pkgs */
148 #define XCHAL_HAVE_BSP3			0	/* ConnX BSP3 pkg */
149 #define XCHAL_HAVE_BSP3_TRANSPOSE	0	/* BSP3 & transpose32x32 */
150 #define XCHAL_HAVE_SSP16		0	/* ConnX SSP16 pkg */
151 #define XCHAL_HAVE_SSP16_VITERBI	0	/* SSP16 & viterbi */
152 #define XCHAL_HAVE_TURBO16		0	/* ConnX Turbo16 pkg */
153 #define XCHAL_HAVE_BBP16		0	/* ConnX BBP16 pkg */
154 #define XCHAL_HAVE_FLIX3		0	/* basic 3-way FLIX option */
155 #define XCHAL_HAVE_GRIVPEP		0	/* General Release of IVPEP */
156 #define XCHAL_HAVE_GRIVPEP_HISTOGRAM	0       /* Histogram option on GRIVPEP */
157 
158 #define XCHAL_HAVE_VISION	        0                                                 /* Vision */
159 #define XCHAL_VISION_TYPE               0    /* Vision P5 or P3 */
160 #define XCHAL_VISION_SIMD16             0           /* Vision simd16 */
161 #define XCHAL_HAVE_VISION_HISTOGRAM     0      /* histogram option on Vision */
162 #define XCHAL_HAVE_VISION_SP_VFPU       0      /* sp_vfpu option on Vision */
163 
164 
165 /*----------------------------------------------------------------------
166 				MISC
167   ----------------------------------------------------------------------*/
168 
169 #define XCHAL_NUM_LOADSTORE_UNITS	1	/* load/store units */
170 #define XCHAL_NUM_WRITEBUFFER_ENTRIES	8	/* size of write buffer */
171 #define XCHAL_INST_FETCH_WIDTH		4	/* instr-fetch width in bytes */
172 #define XCHAL_DATA_WIDTH		4	/* data width in bytes */
173 #define XCHAL_DATA_PIPE_DELAY		1	/* d-side pipeline delay
174 						   (1 = 5-stage, 2 = 7-stage) */
175 #define XCHAL_CLOCK_GATING_GLOBAL	0	/* global clock gating */
176 #define XCHAL_CLOCK_GATING_FUNCUNIT	0	/* funct. unit clock gating */
177 /*  In T1050, applies to selected core load and store instructions (see ISA): */
178 #define XCHAL_UNALIGNED_LOAD_EXCEPTION	1	/* unaligned loads cause exc. */
179 #define XCHAL_UNALIGNED_STORE_EXCEPTION	1	/* unaligned stores cause exc.*/
180 #define XCHAL_UNALIGNED_LOAD_HW		0	/* unaligned loads work in hw */
181 #define XCHAL_UNALIGNED_STORE_HW	0	/* unaligned stores work in hw*/
182 
183 #define XCHAL_SW_VERSION		1200000	/* sw version of this header */
184 
185 #define XCHAL_CORE_ID			"de212_371077"	/* alphanum core name
186 						   (CoreID) set in the Xtensa
187 						   Processor Generator */
188 
189 #define XCHAL_BUILD_UNIQUE_ID		0x0005A9EB	/* 22-bit sw build ID */
190 
191 /*
192  *  These definitions describe the hardware targeted by this software.
193  */
194 #define XCHAL_HW_CONFIGID0		0xC283DFFE	/* ConfigID hi 32 bits*/
195 #define XCHAL_HW_CONFIGID1		0x1C85A985	/* ConfigID lo 32 bits*/
196 #define XCHAL_HW_VERSION_NAME		"LX6.0.2"	/* full version name */
197 #define XCHAL_HW_VERSION_MAJOR		2600	/* major ver# of targeted hw */
198 #define XCHAL_HW_VERSION_MINOR		2	/* minor ver# of targeted hw */
199 #define XCHAL_HW_VERSION		260002	/* major*100+minor */
200 #define XCHAL_HW_REL_LX6		1
201 #define XCHAL_HW_REL_LX6_0		1
202 #define XCHAL_HW_REL_LX6_0_2		1
203 #define XCHAL_HW_CONFIGID_RELIABLE	1
204 /*  If software targets a *range* of hardware versions, these are the bounds: */
205 #define XCHAL_HW_MIN_VERSION_MAJOR	2600	/* major v of earliest tgt hw */
206 #define XCHAL_HW_MIN_VERSION_MINOR	2	/* minor v of earliest tgt hw */
207 #define XCHAL_HW_MIN_VERSION		260002	/* earliest targeted hw */
208 #define XCHAL_HW_MAX_VERSION_MAJOR	2600	/* major v of latest tgt hw */
209 #define XCHAL_HW_MAX_VERSION_MINOR	2	/* minor v of latest tgt hw */
210 #define XCHAL_HW_MAX_VERSION		260002	/* latest targeted hw */
211 
212 
213 /*----------------------------------------------------------------------
214 				CACHE
215   ----------------------------------------------------------------------*/
216 
217 #define XCHAL_ICACHE_LINESIZE		32	/* I-cache line size in bytes */
218 #define XCHAL_DCACHE_LINESIZE		32	/* D-cache line size in bytes */
219 #define XCHAL_ICACHE_LINEWIDTH		5	/* log2(I line size in bytes) */
220 #define XCHAL_DCACHE_LINEWIDTH		5	/* log2(D line size in bytes) */
221 
222 #define XCHAL_ICACHE_SIZE		8192	/* I-cache size in bytes or 0 */
223 #define XCHAL_DCACHE_SIZE		8192	/* D-cache size in bytes or 0 */
224 
225 #define XCHAL_DCACHE_IS_WRITEBACK	1	/* writeback feature */
226 #define XCHAL_DCACHE_IS_COHERENT	0	/* MP coherence feature */
227 
228 #define XCHAL_HAVE_PREFETCH		0	/* PREFCTL register */
229 #define XCHAL_HAVE_PREFETCH_L1		0	/* prefetch to L1 dcache */
230 #define XCHAL_PREFETCH_CASTOUT_LINES	0	/* dcache pref. castout bufsz */
231 #define XCHAL_PREFETCH_ENTRIES		0	/* cache prefetch entries */
232 #define XCHAL_PREFETCH_BLOCK_ENTRIES	0	/* prefetch block streams */
233 #define XCHAL_HAVE_CACHE_BLOCKOPS	0	/* block prefetch for caches */
234 #define XCHAL_HAVE_ICACHE_TEST		1	/* Icache test instructions */
235 #define XCHAL_HAVE_DCACHE_TEST		1	/* Dcache test instructions */
236 #define XCHAL_HAVE_ICACHE_DYN_WAYS	0	/* Icache dynamic way support */
237 #define XCHAL_HAVE_DCACHE_DYN_WAYS	0	/* Dcache dynamic way support */
238 
239 
240 
241 
242 /****************************************************************************
243     Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code
244  ****************************************************************************/
245 
246 
247 #ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY
248 
249 /*----------------------------------------------------------------------
250 				CACHE
251   ----------------------------------------------------------------------*/
252 
253 #define XCHAL_HAVE_PIF			1	/* any outbound bus present */
254 #define XCHAL_HAVE_AXI			0	/* AXI bus */
255 #define XCHAL_HAVE_AXI_ECC		0	/* ECC on AXI bus */
256 #define XCHAL_HAVE_ACELITE		0	/* ACELite bus */
257 
258 /*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */
259 
260 /*  Number of cache sets in log2(lines per way):  */
261 #define XCHAL_ICACHE_SETWIDTH		7
262 #define XCHAL_DCACHE_SETWIDTH		7
263 
264 /*  Cache set associativity (number of ways):  */
265 #define XCHAL_ICACHE_WAYS		2
266 #define XCHAL_DCACHE_WAYS		2
267 
268 /*  Cache features:  */
269 #define XCHAL_ICACHE_LINE_LOCKABLE	1
270 #define XCHAL_DCACHE_LINE_LOCKABLE	1
271 #define XCHAL_ICACHE_ECC_PARITY		0
272 #define XCHAL_DCACHE_ECC_PARITY		0
273 
274 /*  Cache access size in bytes (affects operation of SICW instruction):  */
275 #define XCHAL_ICACHE_ACCESS_SIZE	4
276 #define XCHAL_DCACHE_ACCESS_SIZE	4
277 
278 #define XCHAL_DCACHE_BANKS		1	/* number of banks */
279 
280 /*  Number of encoded cache attr bits (see <xtensa/hal.h> for decoded bits):  */
281 #define XCHAL_CA_BITS			4
282 
283 
284 /*----------------------------------------------------------------------
285 			INTERNAL I/D RAM/ROMs and XLMI
286   ----------------------------------------------------------------------*/
287 #define XCHAL_NUM_INSTROM		0	/* number of core instr. ROMs */
288 #define XCHAL_NUM_INSTRAM		1	/* number of core instr. RAMs */
289 #define XCHAL_NUM_DATAROM		0	/* number of core data ROMs */
290 #define XCHAL_NUM_DATARAM		1	/* number of core data RAMs */
291 #define XCHAL_NUM_URAM			0	/* number of core unified RAMs*/
292 #define XCHAL_NUM_XLMI			1	/* number of core XLMI ports */
293 
294 /*  Instruction RAM 0:  */
295 #define XCHAL_INSTRAM0_VADDR		0x40000000	/* virtual address */
296 #define XCHAL_INSTRAM0_PADDR		0x40000000	/* physical address */
297 #define XCHAL_INSTRAM0_SIZE		131072	/* size in bytes */
298 #define XCHAL_INSTRAM0_ECC_PARITY	0	/* ECC/parity type, 0=none */
299 #define XCHAL_HAVE_INSTRAM0
300 #define XCHAL_INSTRAM0_HAVE_IDMA	0	/* idma supported by this local memory */
301 
302 /*  Data RAM 0:  */
303 #define XCHAL_DATARAM0_VADDR		0x3FFE0000	/* virtual address */
304 #define XCHAL_DATARAM0_PADDR		0x3FFE0000	/* physical address */
305 #define XCHAL_DATARAM0_SIZE		131072	/* size in bytes */
306 #define XCHAL_DATARAM0_ECC_PARITY	0	/* ECC/parity type, 0=none */
307 #define XCHAL_DATARAM0_BANKS		1	/* number of banks */
308 #define XCHAL_HAVE_DATARAM0
309 #define XCHAL_DATARAM0_HAVE_IDMA	0	/* idma supported by this local memory */
310 
311 /*  XLMI Port 0:  */
312 #define XCHAL_XLMI0_VADDR		0x3FFC0000	/* virtual address */
313 #define XCHAL_XLMI0_PADDR		0x3FFC0000	/* physical address */
314 #define XCHAL_XLMI0_SIZE		131072	/* size in bytes */
315 #define XCHAL_XLMI0_ECC_PARITY	0	/* ECC/parity type, 0=none */
316 
317 #define XCHAL_HAVE_IDMA			0
318 #define XCHAL_HAVE_IDMA_TRANSPOSE	0
319 
320 #define XCHAL_HAVE_IMEM_LOADSTORE	1	/* can load/store to IROM/IRAM*/
321 
322 
323 /*----------------------------------------------------------------------
324 			INTERRUPTS and TIMERS
325   ----------------------------------------------------------------------*/
326 
327 #define XCHAL_HAVE_INTERRUPTS		1	/* interrupt option */
328 #define XCHAL_HAVE_HIGHPRI_INTERRUPTS	1	/* med/high-pri. interrupts */
329 #define XCHAL_HAVE_NMI			1	/* non-maskable interrupt */
330 #define XCHAL_HAVE_CCOUNT		1	/* CCOUNT reg. (timer option) */
331 #define XCHAL_NUM_TIMERS		3	/* number of CCOMPAREn regs */
332 #define XCHAL_NUM_INTERRUPTS		22	/* number of interrupts */
333 #define XCHAL_NUM_INTERRUPTS_LOG2	5	/* ceil(log2(NUM_INTERRUPTS)) */
334 #define XCHAL_NUM_EXTINTERRUPTS		17	/* num of external interrupts */
335 #define XCHAL_NUM_INTLEVELS		6	/* number of interrupt levels
336 						   (not including level zero) */
337 #define XCHAL_EXCM_LEVEL		3	/* level masked by PS.EXCM */
338 	/* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are "medium priority") */
339 
340 /*  Masks of interrupts at each interrupt level:  */
341 #define XCHAL_INTLEVEL1_MASK		0x001F80FF
342 #define XCHAL_INTLEVEL2_MASK		0x00000100
343 #define XCHAL_INTLEVEL3_MASK		0x00200E00
344 #define XCHAL_INTLEVEL4_MASK		0x00001000
345 #define XCHAL_INTLEVEL5_MASK		0x00002000
346 #define XCHAL_INTLEVEL6_MASK		0x00000000
347 #define XCHAL_INTLEVEL7_MASK		0x00004000
348 
349 /*  Masks of interrupts at each range 1..n of interrupt levels:  */
350 #define XCHAL_INTLEVEL1_ANDBELOW_MASK	0x001F80FF
351 #define XCHAL_INTLEVEL2_ANDBELOW_MASK	0x001F81FF
352 #define XCHAL_INTLEVEL3_ANDBELOW_MASK	0x003F8FFF
353 #define XCHAL_INTLEVEL4_ANDBELOW_MASK	0x003F9FFF
354 #define XCHAL_INTLEVEL5_ANDBELOW_MASK	0x003FBFFF
355 #define XCHAL_INTLEVEL6_ANDBELOW_MASK	0x003FBFFF
356 #define XCHAL_INTLEVEL7_ANDBELOW_MASK	0x003FFFFF
357 
358 /*  Level of each interrupt:  */
359 #define XCHAL_INT0_LEVEL		1
360 #define XCHAL_INT1_LEVEL		1
361 #define XCHAL_INT2_LEVEL		1
362 #define XCHAL_INT3_LEVEL		1
363 #define XCHAL_INT4_LEVEL		1
364 #define XCHAL_INT5_LEVEL		1
365 #define XCHAL_INT6_LEVEL		1
366 #define XCHAL_INT7_LEVEL		1
367 #define XCHAL_INT8_LEVEL		2
368 #define XCHAL_INT9_LEVEL		3
369 #define XCHAL_INT10_LEVEL		3
370 #define XCHAL_INT11_LEVEL		3
371 #define XCHAL_INT12_LEVEL		4
372 #define XCHAL_INT13_LEVEL		5
373 #define XCHAL_INT14_LEVEL		7
374 #define XCHAL_INT15_LEVEL		1
375 #define XCHAL_INT16_LEVEL		1
376 #define XCHAL_INT17_LEVEL		1
377 #define XCHAL_INT18_LEVEL		1
378 #define XCHAL_INT19_LEVEL		1
379 #define XCHAL_INT20_LEVEL		1
380 #define XCHAL_INT21_LEVEL		3
381 #define XCHAL_DEBUGLEVEL		6	/* debug interrupt level */
382 #define XCHAL_HAVE_DEBUG_EXTERN_INT	1	/* OCD external db interrupt */
383 #define XCHAL_NMILEVEL			7	/* NMI "level" (for use with
384 						   EXCSAVE/EPS/EPC_n, RFI n) */
385 
386 /*  Type of each interrupt:  */
387 #define XCHAL_INT0_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
388 #define XCHAL_INT1_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
389 #define XCHAL_INT2_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
390 #define XCHAL_INT3_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
391 #define XCHAL_INT4_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
392 #define XCHAL_INT5_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
393 #define XCHAL_INT6_TYPE 	XTHAL_INTTYPE_TIMER
394 #define XCHAL_INT7_TYPE 	XTHAL_INTTYPE_SOFTWARE
395 #define XCHAL_INT8_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
396 #define XCHAL_INT9_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
397 #define XCHAL_INT10_TYPE 	XTHAL_INTTYPE_TIMER
398 #define XCHAL_INT11_TYPE 	XTHAL_INTTYPE_SOFTWARE
399 #define XCHAL_INT12_TYPE 	XTHAL_INTTYPE_EXTERN_LEVEL
400 #define XCHAL_INT13_TYPE 	XTHAL_INTTYPE_TIMER
401 #define XCHAL_INT14_TYPE 	XTHAL_INTTYPE_NMI
402 #define XCHAL_INT15_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
403 #define XCHAL_INT16_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
404 #define XCHAL_INT17_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
405 #define XCHAL_INT18_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
406 #define XCHAL_INT19_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
407 #define XCHAL_INT20_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
408 #define XCHAL_INT21_TYPE 	XTHAL_INTTYPE_EXTERN_EDGE
409 
410 /*  Masks of interrupts for each type of interrupt:  */
411 #define XCHAL_INTTYPE_MASK_UNCONFIGURED	0xFFC00000
412 #define XCHAL_INTTYPE_MASK_SOFTWARE	0x00000880
413 #define XCHAL_INTTYPE_MASK_EXTERN_EDGE	0x003F8000
414 #define XCHAL_INTTYPE_MASK_EXTERN_LEVEL	0x0000133F
415 #define XCHAL_INTTYPE_MASK_TIMER	0x00002440
416 #define XCHAL_INTTYPE_MASK_NMI		0x00004000
417 #define XCHAL_INTTYPE_MASK_WRITE_ERROR	0x00000000
418 #define XCHAL_INTTYPE_MASK_PROFILING	0x00000000
419 #define XCHAL_INTTYPE_MASK_IDMA_DONE	0x00000000
420 #define XCHAL_INTTYPE_MASK_IDMA_ERR	0x00000000
421 #define XCHAL_INTTYPE_MASK_SG_ERR	0x00000000
422 
423 /*  Interrupt numbers assigned to specific interrupt sources:  */
424 #define XCHAL_TIMER0_INTERRUPT		6	/* CCOMPARE0 */
425 #define XCHAL_TIMER1_INTERRUPT		10	/* CCOMPARE1 */
426 #define XCHAL_TIMER2_INTERRUPT		13	/* CCOMPARE2 */
427 #define XCHAL_TIMER3_INTERRUPT		XTHAL_TIMER_UNCONFIGURED
428 #define XCHAL_NMI_INTERRUPT		14	/* non-maskable interrupt */
429 
430 /*  Interrupt numbers for levels at which only one interrupt is configured:  */
431 #define XCHAL_INTLEVEL2_NUM		8
432 #define XCHAL_INTLEVEL4_NUM		12
433 #define XCHAL_INTLEVEL5_NUM		13
434 #define XCHAL_INTLEVEL7_NUM		14
435 /*  (There are many interrupts each at level(s) 1, 3.)  */
436 
437 
438 /*
439  *  External interrupt mapping.
440  *  These macros describe how Xtensa processor interrupt numbers
441  *  (as numbered internally, eg. in INTERRUPT and INTENABLE registers)
442  *  map to external BInterrupt<n> pins, for those interrupts
443  *  configured as external (level-triggered, edge-triggered, or NMI).
444  *  See the Xtensa processor databook for more details.
445  */
446 
447 /*  Core interrupt numbers mapped to each EXTERNAL BInterrupt pin number:  */
448 #define XCHAL_EXTINT0_NUM		0	/* (intlevel 1) */
449 #define XCHAL_EXTINT1_NUM		1	/* (intlevel 1) */
450 #define XCHAL_EXTINT2_NUM		2	/* (intlevel 1) */
451 #define XCHAL_EXTINT3_NUM		3	/* (intlevel 1) */
452 #define XCHAL_EXTINT4_NUM		4	/* (intlevel 1) */
453 #define XCHAL_EXTINT5_NUM		5	/* (intlevel 1) */
454 #define XCHAL_EXTINT6_NUM		8	/* (intlevel 2) */
455 #define XCHAL_EXTINT7_NUM		9	/* (intlevel 3) */
456 #define XCHAL_EXTINT8_NUM		12	/* (intlevel 4) */
457 #define XCHAL_EXTINT9_NUM		14	/* (intlevel 7) */
458 #define XCHAL_EXTINT10_NUM		15	/* (intlevel 1) */
459 #define XCHAL_EXTINT11_NUM		16	/* (intlevel 1) */
460 #define XCHAL_EXTINT12_NUM		17	/* (intlevel 1) */
461 #define XCHAL_EXTINT13_NUM		18	/* (intlevel 1) */
462 #define XCHAL_EXTINT14_NUM		19	/* (intlevel 1) */
463 #define XCHAL_EXTINT15_NUM		20	/* (intlevel 1) */
464 #define XCHAL_EXTINT16_NUM		21	/* (intlevel 3) */
465 /*  EXTERNAL BInterrupt pin numbers mapped to each core interrupt number:  */
466 #define XCHAL_INT0_EXTNUM		0	/* (intlevel 1) */
467 #define XCHAL_INT1_EXTNUM		1	/* (intlevel 1) */
468 #define XCHAL_INT2_EXTNUM		2	/* (intlevel 1) */
469 #define XCHAL_INT3_EXTNUM		3	/* (intlevel 1) */
470 #define XCHAL_INT4_EXTNUM		4	/* (intlevel 1) */
471 #define XCHAL_INT5_EXTNUM		5	/* (intlevel 1) */
472 #define XCHAL_INT8_EXTNUM		6	/* (intlevel 2) */
473 #define XCHAL_INT9_EXTNUM		7	/* (intlevel 3) */
474 #define XCHAL_INT12_EXTNUM		8	/* (intlevel 4) */
475 #define XCHAL_INT14_EXTNUM		9	/* (intlevel 7) */
476 #define XCHAL_INT15_EXTNUM		10	/* (intlevel 1) */
477 #define XCHAL_INT16_EXTNUM		11	/* (intlevel 1) */
478 #define XCHAL_INT17_EXTNUM		12	/* (intlevel 1) */
479 #define XCHAL_INT18_EXTNUM		13	/* (intlevel 1) */
480 #define XCHAL_INT19_EXTNUM		14	/* (intlevel 1) */
481 #define XCHAL_INT20_EXTNUM		15	/* (intlevel 1) */
482 #define XCHAL_INT21_EXTNUM		16	/* (intlevel 3) */
483 
484 
485 /*----------------------------------------------------------------------
486 			EXCEPTIONS and VECTORS
487   ----------------------------------------------------------------------*/
488 
489 #define XCHAL_XEA_VERSION		2	/* Xtensa Exception Architecture
490 						   number: 1 == XEA1 (old)
491 							   2 == XEA2 (new)
492 							   0 == XEAX (extern) or TX */
493 #define XCHAL_HAVE_XEA1			0	/* Exception Architecture 1 */
494 #define XCHAL_HAVE_XEA2			1	/* Exception Architecture 2 */
495 #define XCHAL_HAVE_XEAX			0	/* External Exception Arch. */
496 #define XCHAL_HAVE_EXCEPTIONS		1	/* exception option */
497 #define XCHAL_HAVE_HALT			0	/* halt architecture option */
498 #define XCHAL_HAVE_BOOTLOADER		0	/* boot loader (for TX) */
499 #define XCHAL_HAVE_MEM_ECC_PARITY	0	/* local memory ECC/parity */
500 #define XCHAL_HAVE_VECTOR_SELECT	1	/* relocatable vectors */
501 #define XCHAL_HAVE_VECBASE		1	/* relocatable vectors */
502 #define XCHAL_VECBASE_RESET_VADDR	0x60000000  /* VECBASE reset value */
503 #define XCHAL_VECBASE_RESET_PADDR	0x60000000
504 #define XCHAL_RESET_VECBASE_OVERLAP	0
505 
506 #define XCHAL_RESET_VECTOR0_VADDR	0x50000000
507 #define XCHAL_RESET_VECTOR0_PADDR	0x50000000
508 #define XCHAL_RESET_VECTOR1_VADDR	0x40000400
509 #define XCHAL_RESET_VECTOR1_PADDR	0x40000400
510 #define XCHAL_RESET_VECTOR_VADDR	0x50000000
511 #define XCHAL_RESET_VECTOR_PADDR	0x50000000
512 #define XCHAL_USER_VECOFS		0x00000340
513 #define XCHAL_USER_VECTOR_VADDR		0x60000340
514 #define XCHAL_USER_VECTOR_PADDR		0x60000340
515 #define XCHAL_KERNEL_VECOFS		0x00000300
516 #define XCHAL_KERNEL_VECTOR_VADDR	0x60000300
517 #define XCHAL_KERNEL_VECTOR_PADDR	0x60000300
518 #define XCHAL_DOUBLEEXC_VECOFS		0x000003C0
519 #define XCHAL_DOUBLEEXC_VECTOR_VADDR	0x600003C0
520 #define XCHAL_DOUBLEEXC_VECTOR_PADDR	0x600003C0
521 #define XCHAL_WINDOW_OF4_VECOFS		0x00000000
522 #define XCHAL_WINDOW_UF4_VECOFS		0x00000040
523 #define XCHAL_WINDOW_OF8_VECOFS		0x00000080
524 #define XCHAL_WINDOW_UF8_VECOFS		0x000000C0
525 #define XCHAL_WINDOW_OF12_VECOFS	0x00000100
526 #define XCHAL_WINDOW_UF12_VECOFS	0x00000140
527 #define XCHAL_WINDOW_VECTORS_VADDR	0x60000000
528 #define XCHAL_WINDOW_VECTORS_PADDR	0x60000000
529 #define XCHAL_INTLEVEL2_VECOFS		0x00000180
530 #define XCHAL_INTLEVEL2_VECTOR_VADDR	0x60000180
531 #define XCHAL_INTLEVEL2_VECTOR_PADDR	0x60000180
532 #define XCHAL_INTLEVEL3_VECOFS		0x000001C0
533 #define XCHAL_INTLEVEL3_VECTOR_VADDR	0x600001C0
534 #define XCHAL_INTLEVEL3_VECTOR_PADDR	0x600001C0
535 #define XCHAL_INTLEVEL4_VECOFS		0x00000200
536 #define XCHAL_INTLEVEL4_VECTOR_VADDR	0x60000200
537 #define XCHAL_INTLEVEL4_VECTOR_PADDR	0x60000200
538 #define XCHAL_INTLEVEL5_VECOFS		0x00000240
539 #define XCHAL_INTLEVEL5_VECTOR_VADDR	0x60000240
540 #define XCHAL_INTLEVEL5_VECTOR_PADDR	0x60000240
541 #define XCHAL_INTLEVEL6_VECOFS		0x00000280
542 #define XCHAL_INTLEVEL6_VECTOR_VADDR	0x60000280
543 #define XCHAL_INTLEVEL6_VECTOR_PADDR	0x60000280
544 #define XCHAL_DEBUG_VECOFS		XCHAL_INTLEVEL6_VECOFS
545 #define XCHAL_DEBUG_VECTOR_VADDR	XCHAL_INTLEVEL6_VECTOR_VADDR
546 #define XCHAL_DEBUG_VECTOR_PADDR	XCHAL_INTLEVEL6_VECTOR_PADDR
547 #define XCHAL_NMI_VECOFS		0x000002C0
548 #define XCHAL_NMI_VECTOR_VADDR		0x600002C0
549 #define XCHAL_NMI_VECTOR_PADDR		0x600002C0
550 #define XCHAL_INTLEVEL7_VECOFS		XCHAL_NMI_VECOFS
551 #define XCHAL_INTLEVEL7_VECTOR_VADDR	XCHAL_NMI_VECTOR_VADDR
552 #define XCHAL_INTLEVEL7_VECTOR_PADDR	XCHAL_NMI_VECTOR_PADDR
553 
554 
555 /*----------------------------------------------------------------------
556 				DEBUG MODULE
557   ----------------------------------------------------------------------*/
558 
559 /*  Misc  */
560 #define XCHAL_HAVE_DEBUG_ERI		1	/* ERI to debug module */
561 #define XCHAL_HAVE_DEBUG_APB		0	/* APB to debug module */
562 #define XCHAL_HAVE_DEBUG_JTAG		1	/* JTAG to debug module */
563 
564 /*  On-Chip Debug (OCD)  */
565 #define XCHAL_HAVE_OCD			1	/* OnChipDebug option */
566 #define XCHAL_NUM_IBREAK		2	/* number of IBREAKn regs */
567 #define XCHAL_NUM_DBREAK		2	/* number of DBREAKn regs */
568 #define XCHAL_HAVE_OCD_DIR_ARRAY	0	/* faster OCD option (to LX4) */
569 #define XCHAL_HAVE_OCD_LS32DDR		1	/* L32DDR/S32DDR (faster OCD) */
570 
571 /*  TRAX (in core)  */
572 #define XCHAL_HAVE_TRAX			1	/* TRAX in debug module */
573 #define XCHAL_TRAX_MEM_SIZE		262144	/* TRAX memory size in bytes */
574 #define XCHAL_TRAX_MEM_SHAREABLE	0	/* start/end regs; ready sig. */
575 #define XCHAL_TRAX_ATB_WIDTH		0	/* ATB width (bits), 0=no ATB */
576 #define XCHAL_TRAX_TIME_WIDTH		0	/* timestamp bitwidth, 0=none */
577 
578 /*  Perf counters  */
579 #define XCHAL_NUM_PERF_COUNTERS		0	/* performance counters */
580 
581 
582 /*----------------------------------------------------------------------
583 				MMU
584   ----------------------------------------------------------------------*/
585 
586 /*  See core-matmap.h header file for more details.  */
587 
588 #define XCHAL_HAVE_TLBS			1	/* inverse of HAVE_CACHEATTR */
589 #define XCHAL_HAVE_SPANNING_WAY		1	/* one way maps I+D 4GB vaddr */
590 #define XCHAL_SPANNING_WAY		0	/* TLB spanning way number */
591 #define XCHAL_HAVE_IDENTITY_MAP		1	/* vaddr == paddr always */
592 #define XCHAL_HAVE_CACHEATTR		0	/* CACHEATTR register present */
593 #define XCHAL_HAVE_MIMIC_CACHEATTR	1	/* region protection */
594 #define XCHAL_HAVE_XLT_CACHEATTR	0	/* region prot. w/translation */
595 #define XCHAL_HAVE_PTP_MMU		0	/* full MMU (with page table
596 						   [autorefill] and protection)
597 						   usable for an MMU-based OS */
598 
599 /*  If none of the above last 5 are set, it's a custom TLB configuration.  */
600 
601 #define XCHAL_MMU_ASID_BITS		0	/* number of bits in ASIDs */
602 #define XCHAL_MMU_RINGS			1	/* number of rings (1..4) */
603 #define XCHAL_MMU_RING_BITS		0	/* num of bits in RING field */
604 
605 /*----------------------------------------------------------------------
606 				MPU
607   ----------------------------------------------------------------------*/
608 #define XCHAL_HAVE_MPU			0
609 #define XCHAL_MPU_ENTRIES		0
610 
611 #define XCHAL_MPU_ALIGN_REQ		1	/* MPU requires alignment of entries to background map */
612 #define XCHAL_MPU_BACKGROUND_ENTRIES	0	/* number of entries in background map */
613 
614 #define XCHAL_MPU_ALIGN_BITS		0
615 #define XCHAL_MPU_ALIGN			0
616 
617 #endif /* !XTENSA_HAL_NON_PRIVILEGED_ONLY */
618 
619 
620 #endif /* XTENSA_CORE_DE212_CORE_ISA_H */
621