1 /* 2 * Copyright (c) 2009 Laurent Vivier 3 * 4 * Permission is hereby granted, free of charge, to any person obtaining a copy 5 * of this software and associated documentation files (the "Software"), to deal 6 * in the Software without restriction, including without limitation the rights 7 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 8 * copies of the Software, and to permit persons to whom the Software is 9 * furnished to do so, subject to the following conditions: 10 * 11 * The above copyright notice and this permission notice shall be included in 12 * all copies or substantial portions of the Software. 13 * 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 19 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 20 * THE SOFTWARE. 21 */ 22 #ifndef HW_MAC_DBDMA_H 23 #define HW_MAC_DBDMA_H 1 24 25 #include "exec/memory.h" 26 27 typedef struct DBDMA_io DBDMA_io; 28 29 typedef void (*DBDMA_flush)(DBDMA_io *io); 30 typedef void (*DBDMA_rw)(DBDMA_io *io); 31 typedef void (*DBDMA_end)(DBDMA_io *io); 32 struct DBDMA_io { 33 void *opaque; 34 void *channel; 35 hwaddr addr; 36 int len; 37 int is_last; 38 int is_dma_out; 39 DBDMA_end dma_end; 40 /* DMA is in progress, don't start another one */ 41 bool processing; 42 /* unaligned last sector of a request */ 43 uint8_t remainder[0x200]; 44 int remainder_len; 45 }; 46 47 /* 48 * DBDMA control/status registers. All little-endian. 49 */ 50 51 #define DBDMA_CONTROL 0x00 52 #define DBDMA_STATUS 0x01 53 #define DBDMA_CMDPTR_HI 0x02 54 #define DBDMA_CMDPTR_LO 0x03 55 #define DBDMA_INTR_SEL 0x04 56 #define DBDMA_BRANCH_SEL 0x05 57 #define DBDMA_WAIT_SEL 0x06 58 #define DBDMA_XFER_MODE 0x07 59 #define DBDMA_DATA2PTR_HI 0x08 60 #define DBDMA_DATA2PTR_LO 0x09 61 #define DBDMA_RES1 0x0A 62 #define DBDMA_ADDRESS_HI 0x0B 63 #define DBDMA_BRANCH_ADDR_HI 0x0C 64 #define DBDMA_RES2 0x0D 65 #define DBDMA_RES3 0x0E 66 #define DBDMA_RES4 0x0F 67 68 #define DBDMA_REGS 16 69 #define DBDMA_SIZE (DBDMA_REGS * sizeof(uint32_t)) 70 71 #define DBDMA_CHANNEL_SHIFT 7 72 #define DBDMA_CHANNEL_SIZE (1 << DBDMA_CHANNEL_SHIFT) 73 74 #define DBDMA_CHANNELS (0x1000 >> DBDMA_CHANNEL_SHIFT) 75 76 /* Bits in control and status registers */ 77 78 #define RUN 0x8000 79 #define PAUSE 0x4000 80 #define FLUSH 0x2000 81 #define WAKE 0x1000 82 #define DEAD 0x0800 83 #define ACTIVE 0x0400 84 #define BT 0x0100 85 #define DEVSTAT 0x00ff 86 87 /* 88 * DBDMA command structure. These fields are all little-endian! 89 */ 90 91 typedef struct dbdma_cmd { 92 uint16_t req_count; /* requested byte transfer count */ 93 uint16_t command; /* command word (has bit-fields) */ 94 uint32_t phy_addr; /* physical data address */ 95 uint32_t cmd_dep; /* command-dependent field */ 96 uint16_t res_count; /* residual count after completion */ 97 uint16_t xfer_status; /* transfer status */ 98 } dbdma_cmd; 99 100 /* DBDMA command values in command field */ 101 102 #define COMMAND_MASK 0xf000 103 #define OUTPUT_MORE 0x0000 /* transfer memory data to stream */ 104 #define OUTPUT_LAST 0x1000 /* ditto followed by end marker */ 105 #define INPUT_MORE 0x2000 /* transfer stream data to memory */ 106 #define INPUT_LAST 0x3000 /* ditto, expect end marker */ 107 #define STORE_WORD 0x4000 /* write word (4 bytes) to device reg */ 108 #define LOAD_WORD 0x5000 /* read word (4 bytes) from device reg */ 109 #define DBDMA_NOP 0x6000 /* do nothing */ 110 #define DBDMA_STOP 0x7000 /* suspend processing */ 111 112 /* Key values in command field */ 113 114 #define KEY_MASK 0x0700 115 #define KEY_STREAM0 0x0000 /* usual data stream */ 116 #define KEY_STREAM1 0x0100 /* control/status stream */ 117 #define KEY_STREAM2 0x0200 /* device-dependent stream */ 118 #define KEY_STREAM3 0x0300 /* device-dependent stream */ 119 #define KEY_STREAM4 0x0400 /* reserved */ 120 #define KEY_REGS 0x0500 /* device register space */ 121 #define KEY_SYSTEM 0x0600 /* system memory-mapped space */ 122 #define KEY_DEVICE 0x0700 /* device memory-mapped space */ 123 124 /* Interrupt control values in command field */ 125 126 #define INTR_MASK 0x0030 127 #define INTR_NEVER 0x0000 /* don't interrupt */ 128 #define INTR_IFSET 0x0010 /* intr if condition bit is 1 */ 129 #define INTR_IFCLR 0x0020 /* intr if condition bit is 0 */ 130 #define INTR_ALWAYS 0x0030 /* always interrupt */ 131 132 /* Branch control values in command field */ 133 134 #define BR_MASK 0x000c 135 #define BR_NEVER 0x0000 /* don't branch */ 136 #define BR_IFSET 0x0004 /* branch if condition bit is 1 */ 137 #define BR_IFCLR 0x0008 /* branch if condition bit is 0 */ 138 #define BR_ALWAYS 0x000c /* always branch */ 139 140 /* Wait control values in command field */ 141 142 #define WAIT_MASK 0x0003 143 #define WAIT_NEVER 0x0000 /* don't wait */ 144 #define WAIT_IFSET 0x0001 /* wait if condition bit is 1 */ 145 #define WAIT_IFCLR 0x0002 /* wait if condition bit is 0 */ 146 #define WAIT_ALWAYS 0x0003 /* always wait */ 147 148 typedef struct DBDMA_channel { 149 int channel; 150 uint32_t regs[DBDMA_REGS]; 151 qemu_irq irq; 152 DBDMA_io io; 153 DBDMA_rw rw; 154 DBDMA_flush flush; 155 dbdma_cmd current; 156 } DBDMA_channel; 157 158 typedef struct { 159 MemoryRegion mem; 160 DBDMA_channel channels[DBDMA_CHANNELS]; 161 QEMUBH *bh; 162 } DBDMAState; 163 164 /* Externally callable functions */ 165 166 void DBDMA_register_channel(void *dbdma, int nchan, qemu_irq irq, 167 DBDMA_rw rw, DBDMA_flush flush, 168 void *opaque); 169 void DBDMA_kick(DBDMAState *dbdma); 170 void* DBDMA_init (MemoryRegion **dbdma_mem); 171 172 #endif 173