1 /* 2 * ASPEED System Control Unit 3 * 4 * Andrew Jeffery <andrew@aj.id.au> 5 * 6 * Copyright 2016 IBM Corp. 7 * 8 * This code is licensed under the GPL version 2 or later. See 9 * the COPYING file in the top-level directory. 10 */ 11 #ifndef ASPEED_SCU_H 12 #define ASPEED_SCU_H 13 14 #include "hw/sysbus.h" 15 #include "qom/object.h" 16 17 #define TYPE_ASPEED_SCU "aspeed.scu" 18 OBJECT_DECLARE_TYPE(AspeedSCUState, AspeedSCUClass, ASPEED_SCU) 19 #define TYPE_ASPEED_2400_SCU TYPE_ASPEED_SCU "-ast2400" 20 #define TYPE_ASPEED_2500_SCU TYPE_ASPEED_SCU "-ast2500" 21 #define TYPE_ASPEED_2600_SCU TYPE_ASPEED_SCU "-ast2600" 22 #define TYPE_ASPEED_2700_SCU TYPE_ASPEED_SCU "-ast2700" 23 #define TYPE_ASPEED_2700_SCUIO TYPE_ASPEED_SCU "io" "-ast2700" 24 #define TYPE_ASPEED_1030_SCU TYPE_ASPEED_SCU "-ast1030" 25 26 #define ASPEED_SCU_NR_REGS (0x1A8 >> 2) 27 #define ASPEED_AST2600_SCU_NR_REGS (0xE20 >> 2) 28 #define ASPEED_AST2700_SCU_NR_REGS (0xE20 >> 2) 29 30 struct AspeedSCUState { 31 /*< private >*/ 32 SysBusDevice parent_obj; 33 34 /*< public >*/ 35 MemoryRegion iomem; 36 37 uint32_t regs[ASPEED_AST2700_SCU_NR_REGS]; 38 uint32_t silicon_rev; 39 uint32_t hw_strap1; 40 uint32_t hw_strap2; 41 uint32_t hw_prot_key; 42 43 MemoryRegion *ssp_sdram_remap1; 44 MemoryRegion *ssp_sdram_remap2; 45 }; 46 47 #define AST2400_A0_SILICON_REV 0x02000303U 48 #define AST2400_A1_SILICON_REV 0x02010303U 49 #define AST2500_A0_SILICON_REV 0x04000303U 50 #define AST2500_A1_SILICON_REV 0x04010303U 51 #define AST2600_A0_SILICON_REV 0x05000303U 52 #define AST2600_A1_SILICON_REV 0x05010303U 53 #define AST2600_A2_SILICON_REV 0x05020303U 54 #define AST2600_A3_SILICON_REV 0x05030303U 55 #define AST1030_A0_SILICON_REV 0x80000000U 56 #define AST1030_A1_SILICON_REV 0x80010000U 57 #define AST2700_A0_SILICON_REV 0x06000103U 58 #define AST2720_A0_SILICON_REV 0x06000203U 59 #define AST2750_A0_SILICON_REV 0x06000003U 60 #define AST2700_A1_SILICON_REV 0x06010103U 61 #define AST2750_A1_SILICON_REV 0x06010003U 62 63 #define ASPEED_IS_AST2500(si_rev) ((((si_rev) >> 24) & 0xff) == 0x04) 64 65 bool is_supported_silicon_rev(uint32_t silicon_rev); 66 67 68 struct AspeedSCUClass { 69 SysBusDeviceClass parent_class; 70 71 const uint32_t *resets; 72 uint32_t (*calc_hpll)(AspeedSCUState *s, uint32_t hpll_reg); 73 uint32_t (*get_apb)(AspeedSCUState *s); 74 uint32_t apb_divider; 75 uint32_t nr_regs; 76 bool clkin_25Mhz; 77 const MemoryRegionOps *ops; 78 }; 79 80 #define ASPEED_SCU_PROT_KEY 0x1688A8A8 81 82 uint32_t aspeed_scu_get_apb_freq(AspeedSCUState *s); 83 84 /* 85 * Extracted from Aspeed SDK v00.03.21. Fixes and extra definitions 86 * were added. 87 * 88 * Original header file : 89 * arch/arm/mach-aspeed/include/mach/regs-scu.h 90 * 91 * Copyright (C) 2012-2020 ASPEED Technology Inc. 92 * 93 * This program is free software; you can redistribute it and/or modify 94 * it under the terms of the GNU General Public License version 2 as 95 * published by the Free Software Foundation. 96 * 97 * History : 98 * 1. 2012/12/29 Ryan Chen Create 99 */ 100 101 /* 102 * SCU08 Clock Selection Register 103 * 104 * 31 Enable Video Engine clock dynamic slow down 105 * 30:28 Video Engine clock slow down setting 106 * 27 2D Engine GCLK clock source selection 107 * 26 2D Engine GCLK clock throttling enable 108 * 25:23 APB PCLK divider selection 109 * 22:20 LPC Host LHCLK divider selection 110 * 19 LPC Host LHCLK clock generation/output enable control 111 * 18:16 MAC AHB bus clock divider selection 112 * 15 SD/SDIO clock running enable 113 * 14:12 SD/SDIO divider selection 114 * 11 Reserved 115 * 10:8 Video port output clock delay control bit 116 * 7 ARM CPU/AHB clock slow down enable 117 * 6:4 ARM CPU/AHB clock slow down setting 118 * 3:2 ECLK clock source selection 119 * 1 CPU/AHB clock slow down idle timer 120 * 0 CPU/AHB clock dynamic slow down enable (defined in bit[6:4]) 121 */ 122 #define SCU_CLK_GET_PCLK_DIV(x) (((x) >> 23) & 0x7) 123 124 /* 125 * SCU24 H-PLL Parameter Register (for Aspeed AST2400 SOC) 126 * 127 * 18 H-PLL parameter selection 128 * 0: Select H-PLL by strapping resistors 129 * 1: Select H-PLL by the programmed registers (SCU24[17:0]) 130 * 17 Enable H-PLL bypass mode 131 * 16 Turn off H-PLL 132 * 10:5 H-PLL Numerator 133 * 4 H-PLL Output Divider 134 * 3:0 H-PLL Denumerator 135 * 136 * (Output frequency) = 24MHz * (2-OD) * [(Numerator+2) / (Denumerator+1)] 137 */ 138 139 #define SCU_AST2400_H_PLL_PROGRAMMED (0x1 << 18) 140 #define SCU_AST2400_H_PLL_BYPASS_EN (0x1 << 17) 141 #define SCU_AST2400_H_PLL_OFF (0x1 << 16) 142 143 /* 144 * SCU24 H-PLL Parameter Register (for Aspeed AST2500 SOC) 145 * 146 * 21 Enable H-PLL reset 147 * 20 Enable H-PLL bypass mode 148 * 19 Turn off H-PLL 149 * 18:13 H-PLL Post Divider 150 * 12:5 H-PLL Numerator (M) 151 * 4:0 H-PLL Denumerator (N) 152 * 153 * (Output frequency) = CLKIN(24MHz) * [(M+1) / (N+1)] / (P+1) 154 * 155 * The default frequency is 792Mhz when CLKIN = 24MHz 156 */ 157 158 #define SCU_H_PLL_BYPASS_EN (0x1 << 20) 159 #define SCU_H_PLL_OFF (0x1 << 19) 160 161 /* 162 * SCU70 Hardware Strapping Register definition (for Aspeed AST2400 SOC) 163 * 164 * 31:29 Software defined strapping registers 165 * 28:27 DRAM size setting (for VGA driver use) 166 * 26:24 DRAM configuration setting 167 * 23 Enable 25 MHz reference clock input 168 * 22 Enable GPIOE pass-through mode 169 * 21 Enable GPIOD pass-through mode 170 * 20 Disable LPC to decode SuperIO 0x2E/0x4E address 171 * 19 Disable ACPI function 172 * 23,18 Clock source selection 173 * 17 Enable BMC 2nd boot watchdog timer 174 * 16 SuperIO configuration address selection 175 * 15 VGA Class Code selection 176 * 14 Enable LPC dedicated reset pin function 177 * 13:12 SPI mode selection 178 * 11:10 CPU/AHB clock frequency ratio selection 179 * 9:8 H-PLL default clock frequency selection 180 * 7 Define MAC#2 interface 181 * 6 Define MAC#1 interface 182 * 5 Enable VGA BIOS ROM 183 * 4 Boot flash memory extended option 184 * 3:2 VGA memory size selection 185 * 1:0 BMC CPU boot code selection 186 */ 187 #define SCU_AST2400_HW_STRAP_SW_DEFINE(x) ((x) << 29) 188 #define SCU_AST2400_HW_STRAP_SW_DEFINE_MASK (0x7 << 29) 189 190 #define SCU_AST2400_HW_STRAP_DRAM_SIZE(x) ((x) << 27) 191 #define SCU_AST2400_HW_STRAP_DRAM_SIZE_MASK (0x3 << 27) 192 #define DRAM_SIZE_64MB 0 193 #define DRAM_SIZE_128MB 1 194 #define DRAM_SIZE_256MB 2 195 #define DRAM_SIZE_512MB 3 196 197 #define SCU_AST2400_HW_STRAP_DRAM_CONFIG(x) ((x) << 24) 198 #define SCU_AST2400_HW_STRAP_DRAM_CONFIG_MASK (0x7 << 24) 199 200 #define SCU_HW_STRAP_GPIOE_PT_EN (0x1 << 22) 201 #define SCU_HW_STRAP_GPIOD_PT_EN (0x1 << 21) 202 #define SCU_HW_STRAP_LPC_DEC_SUPER_IO (0x1 << 20) 203 #define SCU_AST2400_HW_STRAP_ACPI_DIS (0x1 << 19) 204 205 /* bit 23, 18 [1,0] */ 206 #define SCU_AST2400_HW_STRAP_SET_CLK_SOURCE(x) (((((x) & 0x3) >> 1) << 23) \ 207 | (((x) & 0x1) << 18)) 208 #define SCU_AST2400_HW_STRAP_GET_CLK_SOURCE(x) (((((x) >> 23) & 0x1) << 1) \ 209 | (((x) >> 18) & 0x1)) 210 #define SCU_AST2400_HW_STRAP_CLK_SOURCE_MASK ((0x1 << 23) | (0x1 << 18)) 211 #define SCU_HW_STRAP_CLK_25M_IN (0x1 << 23) 212 #define AST2400_CLK_24M_IN 0 213 #define AST2400_CLK_48M_IN 1 214 #define AST2400_CLK_25M_IN_24M_USB_CKI 2 215 #define AST2400_CLK_25M_IN_48M_USB_CKI 3 216 217 #define SCU_HW_STRAP_CLK_48M_IN (0x1 << 18) 218 #define SCU_HW_STRAP_2ND_BOOT_WDT (0x1 << 17) 219 #define SCU_HW_STRAP_SUPER_IO_CONFIG (0x1 << 16) 220 #define SCU_HW_STRAP_VGA_CLASS_CODE (0x1 << 15) 221 #define SCU_HW_STRAP_LPC_RESET_PIN (0x1 << 14) 222 223 #define SCU_HW_STRAP_SPI_MODE(x) ((x) << 12) 224 #define SCU_HW_STRAP_SPI_MODE_MASK (0x3 << 12) 225 #define SCU_HW_STRAP_SPI_DIS 0 226 #define SCU_HW_STRAP_SPI_MASTER 1 227 #define SCU_HW_STRAP_SPI_M_S_EN 2 228 #define SCU_HW_STRAP_SPI_PASS_THROUGH 3 229 230 #define SCU_AST2400_HW_STRAP_SET_CPU_AHB_RATIO(x) ((x) << 10) 231 #define SCU_AST2400_HW_STRAP_GET_CPU_AHB_RATIO(x) (((x) >> 10) & 3) 232 #define SCU_AST2400_HW_STRAP_CPU_AHB_RATIO_MASK (0x3 << 10) 233 #define AST2400_CPU_AHB_RATIO_1_1 0 234 #define AST2400_CPU_AHB_RATIO_2_1 1 235 #define AST2400_CPU_AHB_RATIO_4_1 2 236 #define AST2400_CPU_AHB_RATIO_3_1 3 237 238 #define SCU_AST2400_HW_STRAP_GET_H_PLL_CLK(x) (((x) >> 8) & 0x3) 239 #define SCU_AST2400_HW_STRAP_H_PLL_CLK_MASK (0x3 << 8) 240 #define AST2400_CPU_384MHZ 0 241 #define AST2400_CPU_360MHZ 1 242 #define AST2400_CPU_336MHZ 2 243 #define AST2400_CPU_408MHZ 3 244 245 #define SCU_HW_STRAP_MAC1_RGMII (0x1 << 7) 246 #define SCU_HW_STRAP_MAC0_RGMII (0x1 << 6) 247 #define SCU_HW_STRAP_VGA_BIOS_ROM (0x1 << 5) 248 #define SCU_HW_STRAP_SPI_WIDTH (0x1 << 4) 249 250 #define SCU_HW_STRAP_VGA_SIZE_GET(x) (((x) >> 2) & 0x3) 251 #define SCU_HW_STRAP_VGA_MASK (0x3 << 2) 252 #define SCU_HW_STRAP_VGA_SIZE_SET(x) ((x) << 2) 253 #define VGA_8M_DRAM 0 254 #define VGA_16M_DRAM 1 255 #define VGA_32M_DRAM 2 256 #define VGA_64M_DRAM 3 257 258 #define SCU_AST2400_HW_STRAP_BOOT_MODE(x) (x) 259 #define AST2400_NOR_BOOT 0 260 #define AST2400_NAND_BOOT 1 261 #define AST2400_SPI_BOOT 2 262 #define AST2400_DIS_BOOT 3 263 264 /* 265 * SCU70 Hardware strapping register definition (for Aspeed AST2500 266 * SoC and higher) 267 * 268 * 31 Enable SPI Flash Strap Auto Fetch Mode 269 * 30 Enable GPIO Strap Mode 270 * 29 Select UART Debug Port 271 * 28 Reserved (1) 272 * 27 Enable fast reset mode for ARM ICE debugger 273 * 26 Enable eSPI flash mode 274 * 25 Enable eSPI mode 275 * 24 Select DDR4 SDRAM 276 * 23 Select 25 MHz reference clock input mode 277 * 22 Enable GPIOE pass-through mode 278 * 21 Enable GPIOD pass-through mode 279 * 20 Disable LPC to decode SuperIO 0x2E/0x4E address 280 * 19 Enable ACPI function 281 * 18 Select USBCKI input frequency 282 * 17 Enable BMC 2nd boot watchdog timer 283 * 16 SuperIO configuration address selection 284 * 15 VGA Class Code selection 285 * 14 Select dedicated LPC reset input 286 * 13:12 SPI mode selection 287 * 11:9 AXI/AHB clock frequency ratio selection 288 * 8 Reserved (0) 289 * 7 Define MAC#2 interface 290 * 6 Define MAC#1 interface 291 * 5 Enable dedicated VGA BIOS ROM 292 * 4 Reserved (0) 293 * 3:2 VGA memory size selection 294 * 1 Reserved (1) 295 * 0 Disable CPU boot 296 */ 297 #define SCU_AST2500_HW_STRAP_SPI_AUTOFETCH_ENABLE (0x1 << 31) 298 #define SCU_AST2500_HW_STRAP_GPIO_STRAP_ENABLE (0x1 << 30) 299 #define SCU_AST2500_HW_STRAP_UART_DEBUG (0x1 << 29) 300 #define UART_DEBUG_UART1 0 301 #define UART_DEBUG_UART5 1 302 #define SCU_AST2500_HW_STRAP_RESERVED28 (0x1 << 28) 303 304 #define SCU_AST2500_HW_STRAP_FAST_RESET_DBG (0x1 << 27) 305 #define SCU_AST2500_HW_STRAP_ESPI_FLASH_ENABLE (0x1 << 26) 306 #define SCU_AST2500_HW_STRAP_ESPI_ENABLE (0x1 << 25) 307 #define SCU_AST2500_HW_STRAP_DDR4_ENABLE (0x1 << 24) 308 #define SCU_AST2500_HW_STRAP_25HZ_CLOCK_MODE (0x1 << 23) 309 310 #define SCU_AST2500_HW_STRAP_ACPI_ENABLE (0x1 << 19) 311 #define SCU_AST2500_HW_STRAP_USBCKI_FREQ (0x1 << 18) 312 #define USBCKI_FREQ_24MHZ 0 313 #define USBCKI_FREQ_28MHZ 1 314 315 #define SCU_AST2500_HW_STRAP_SET_AXI_AHB_RATIO(x) ((x) << 9) 316 #define SCU_AST2500_HW_STRAP_GET_AXI_AHB_RATIO(x) (((x) >> 9) & 7) 317 #define SCU_AST2500_HW_STRAP_CPU_AXI_RATIO_MASK (0x7 << 9) 318 #define AXI_AHB_RATIO_UNDEFINED 0 319 #define AXI_AHB_RATIO_2_1 1 320 #define AXI_AHB_RATIO_3_1 2 321 #define AXI_AHB_RATIO_4_1 3 322 #define AXI_AHB_RATIO_5_1 4 323 #define AXI_AHB_RATIO_6_1 5 324 #define AXI_AHB_RATIO_7_1 6 325 #define AXI_AHB_RATIO_8_1 7 326 327 #define SCU_AST2500_HW_STRAP_RESERVED1 (0x1 << 1) 328 #define SCU_AST2500_HW_STRAP_DIS_BOOT (0x1 << 0) 329 330 #define AST2500_HW_STRAP1_DEFAULTS ( \ 331 SCU_AST2500_HW_STRAP_RESERVED28 | \ 332 SCU_HW_STRAP_2ND_BOOT_WDT | \ 333 SCU_HW_STRAP_VGA_CLASS_CODE | \ 334 SCU_HW_STRAP_LPC_RESET_PIN | \ 335 SCU_AST2500_HW_STRAP_SET_AXI_AHB_RATIO(AXI_AHB_RATIO_2_1) | \ 336 SCU_HW_STRAP_VGA_SIZE_SET(VGA_16M_DRAM) | \ 337 SCU_AST2500_HW_STRAP_RESERVED1) 338 339 /* 340 * SCU200 H-PLL Parameter Register (for Aspeed AST2600 SOC) 341 * 342 * 28:26 H-PLL Parameters 343 * 25 Enable H-PLL reset 344 * 24 Enable H-PLL bypass mode 345 * 23 Turn off H-PLL 346 * 22:19 H-PLL Post Divider (P) 347 * 18:13 H-PLL Numerator (M) 348 * 12:0 H-PLL Denumerator (N) 349 * 350 * (Output frequency) = CLKIN(25MHz) * [(M+1) / (N+1)] / (P+1) 351 * 352 * The default frequency is 1200Mhz when CLKIN = 25MHz 353 */ 354 #define SCU_AST2600_H_PLL_BYPASS_EN (0x1 << 24) 355 #define SCU_AST2600_H_PLL_OFF (0x1 << 23) 356 357 /* STRAP1 SCU500 */ 358 #define SCU_AST2600_HW_STRAP_BOOT_SRC_EMMC (0x1 << 2) 359 #define SCU_AST2600_HW_STRAP_BOOT_SRC_SPI (0x0 << 2) 360 361 /* 362 * SCU310 Clock Selection Register Set 4 (for Aspeed AST1030 SOC) 363 * 364 * 31 I3C Clock Source selection 365 * 30:28 I3C clock divider selection 366 * 26:24 MAC AHB clock divider selection 367 * 22:20 RGMII 125MHz clock divider ration 368 * 19:16 RGMII 50MHz clock divider ration 369 * 15 LHCLK clock generation/output enable control 370 * 14:12 LHCLK divider selection 371 * 11:8 APB Bus PCLK divider selection 372 * 7 Select PECI clock source 373 * 6 Select UART debug port clock source 374 * 5 Select UART6 clock source 375 * 4 Select UART5 clock source 376 * 3 Select UART4 clock source 377 * 2 Select UART3 clock source 378 * 1 Select UART2 clock source 379 * 0 Select UART1 clock source 380 */ 381 #define SCU_AST1030_CLK_GET_PCLK_DIV(x) (((x) >> 8) & 0xf) 382 383 /* 384 * SCU280 Clock Selection 1 Register (for Aspeed AST2700 SCUIO) 385 * 386 * 31:29 MHCLK_DIV 387 * 28 Reserved 388 * 27:25 RGMIICLK_DIV 389 * 24 Reserved 390 * 23:21 RMIICLK_DIV 391 * 20:18 PCLK_DIV 392 * 17:14 SDCLK_DIV 393 * 13 SDCLK_SEL 394 * 12 UART13CLK_SEL 395 * 11 UART12CLK_SEL 396 * 10 UART11CLK_SEL 397 * 9 UART10CLK_SEL 398 * 8 UART9CLK_SEL 399 * 7 UART8CLK_SEL 400 * 6 UART7CLK_SEL 401 * 5 UART6CLK_SEL 402 * 4 UARTDBCLK_SEL 403 * 3 UART4CLK_SEL 404 * 2 UART3CLK_SEL 405 * 1 UART2CLK_SEL 406 * 0 UART1CLK_SEL 407 */ 408 #define SCUIO_AST2700_CLK_GET_PCLK_DIV(x) (((x) >> 18) & 0x7) 409 410 #endif /* ASPEED_SCU_H */ 411