1 #ifndef HW_PC_H 2 #define HW_PC_H 3 4 #include "qemu-common.h" 5 #include "exec/memory.h" 6 #include "hw/isa/isa.h" 7 #include "hw/block/fdc.h" 8 #include "net/net.h" 9 #include "hw/i386/ioapic.h" 10 11 #include "qemu/range.h" 12 #include "qemu/bitmap.h" 13 #include "sysemu/sysemu.h" 14 #include "hw/pci/pci.h" 15 16 /* PC-style peripherals (also used by other machines). */ 17 18 typedef struct PcPciInfo { 19 Range w32; 20 Range w64; 21 } PcPciInfo; 22 23 #define ACPI_PM_PROP_S3_DISABLED "disable_s3" 24 #define ACPI_PM_PROP_S4_DISABLED "disable_s4" 25 #define ACPI_PM_PROP_S4_VAL "s4_val" 26 #define ACPI_PM_PROP_SCI_INT "sci_int" 27 #define ACPI_PM_PROP_ACPI_ENABLE_CMD "acpi_enable_cmd" 28 #define ACPI_PM_PROP_ACPI_DISABLE_CMD "acpi_disable_cmd" 29 #define ACPI_PM_PROP_PM_IO_BASE "pm_io_base" 30 #define ACPI_PM_PROP_GPE0_BLK "gpe0_blk" 31 #define ACPI_PM_PROP_GPE0_BLK_LEN "gpe0_blk_len" 32 33 struct PcGuestInfo { 34 bool has_pci_info; 35 bool isapc_ram_fw; 36 hwaddr ram_size; 37 unsigned apic_id_limit; 38 bool apic_xrupt_override; 39 uint64_t numa_nodes; 40 uint64_t *node_mem; 41 uint64_t *node_cpu; 42 FWCfgState *fw_cfg; 43 bool has_acpi_build; 44 }; 45 46 /* parallel.c */ 47 static inline bool parallel_init(ISABus *bus, int index, CharDriverState *chr) 48 { 49 DeviceState *dev; 50 ISADevice *isadev; 51 52 isadev = isa_try_create(bus, "isa-parallel"); 53 if (!isadev) { 54 return false; 55 } 56 dev = DEVICE(isadev); 57 qdev_prop_set_uint32(dev, "index", index); 58 qdev_prop_set_chr(dev, "chardev", chr); 59 if (qdev_init(dev) < 0) { 60 return false; 61 } 62 return true; 63 } 64 65 bool parallel_mm_init(MemoryRegion *address_space, 66 hwaddr base, int it_shift, qemu_irq irq, 67 CharDriverState *chr); 68 69 /* i8259.c */ 70 71 extern DeviceState *isa_pic; 72 qemu_irq *i8259_init(ISABus *bus, qemu_irq parent_irq); 73 qemu_irq *kvm_i8259_init(ISABus *bus); 74 int pic_read_irq(DeviceState *d); 75 int pic_get_output(DeviceState *d); 76 void pic_info(Monitor *mon, const QDict *qdict); 77 void irq_info(Monitor *mon, const QDict *qdict); 78 79 /* Global System Interrupts */ 80 81 #define GSI_NUM_PINS IOAPIC_NUM_PINS 82 83 typedef struct GSIState { 84 qemu_irq i8259_irq[ISA_NUM_IRQS]; 85 qemu_irq ioapic_irq[IOAPIC_NUM_PINS]; 86 } GSIState; 87 88 void gsi_handler(void *opaque, int n, int level); 89 90 /* vmport.c */ 91 typedef uint32_t (VMPortReadFunc)(void *opaque, uint32_t address); 92 93 static inline void vmport_init(ISABus *bus) 94 { 95 isa_create_simple(bus, "vmport"); 96 } 97 98 void vmport_register(unsigned char command, VMPortReadFunc *func, void *opaque); 99 void vmmouse_get_data(uint32_t *data); 100 void vmmouse_set_data(const uint32_t *data); 101 102 /* pckbd.c */ 103 104 void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base); 105 void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq, 106 MemoryRegion *region, ram_addr_t size, 107 hwaddr mask); 108 void i8042_isa_mouse_fake_event(void *opaque); 109 void i8042_setup_a20_line(ISADevice *dev, qemu_irq *a20_out); 110 111 /* pc.c */ 112 extern int fd_bootchk; 113 114 void pc_register_ferr_irq(qemu_irq irq); 115 void pc_acpi_smi_interrupt(void *opaque, int irq, int level); 116 117 void pc_cpus_init(const char *cpu_model, DeviceState *icc_bridge); 118 void pc_hot_add_cpu(const int64_t id, Error **errp); 119 void pc_acpi_init(const char *default_dsdt); 120 121 PcGuestInfo *pc_guest_info_init(ram_addr_t below_4g_mem_size, 122 ram_addr_t above_4g_mem_size); 123 124 #define PCI_HOST_PROP_PCI_HOLE_START "pci-hole-start" 125 #define PCI_HOST_PROP_PCI_HOLE_END "pci-hole-end" 126 #define PCI_HOST_PROP_PCI_HOLE64_START "pci-hole64-start" 127 #define PCI_HOST_PROP_PCI_HOLE64_END "pci-hole64-end" 128 #define PCI_HOST_PROP_PCI_HOLE64_SIZE "pci-hole64-size" 129 #define DEFAULT_PCI_HOLE64_SIZE (~0x0ULL) 130 131 static inline uint64_t pci_host_get_hole64_size(uint64_t pci_hole64_size) 132 { 133 if (pci_hole64_size == DEFAULT_PCI_HOLE64_SIZE) { 134 return 1ULL << 62; 135 } else { 136 return pci_hole64_size; 137 } 138 } 139 140 void pc_init_pci64_hole(PcPciInfo *pci_info, uint64_t pci_hole64_start, 141 uint64_t pci_hole64_size); 142 143 FWCfgState *pc_memory_init(MemoryRegion *system_memory, 144 const char *kernel_filename, 145 const char *kernel_cmdline, 146 const char *initrd_filename, 147 ram_addr_t below_4g_mem_size, 148 ram_addr_t above_4g_mem_size, 149 MemoryRegion *rom_memory, 150 MemoryRegion **ram_memory, 151 PcGuestInfo *guest_info); 152 qemu_irq *pc_allocate_cpu_irq(void); 153 DeviceState *pc_vga_init(ISABus *isa_bus, PCIBus *pci_bus); 154 void pc_basic_device_init(ISABus *isa_bus, qemu_irq *gsi, 155 ISADevice **rtc_state, 156 ISADevice **floppy, 157 bool no_vmport); 158 void pc_init_ne2k_isa(ISABus *bus, NICInfo *nd); 159 void pc_cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size, 160 const char *boot_device, 161 ISADevice *floppy, BusState *ide0, BusState *ide1, 162 ISADevice *s); 163 void pc_nic_init(ISABus *isa_bus, PCIBus *pci_bus); 164 void pc_pci_device_init(PCIBus *pci_bus); 165 166 typedef void (*cpu_set_smm_t)(int smm, void *arg); 167 void cpu_smm_register(cpu_set_smm_t callback, void *arg); 168 169 void ioapic_init_gsi(GSIState *gsi_state, const char *parent_name); 170 171 /* acpi_piix.c */ 172 173 i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base, 174 qemu_irq sci_irq, qemu_irq smi_irq, 175 int kvm_enabled, FWCfgState *fw_cfg); 176 void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr); 177 178 /* hpet.c */ 179 extern int no_hpet; 180 181 /* piix_pci.c */ 182 struct PCII440FXState; 183 typedef struct PCII440FXState PCII440FXState; 184 185 PCIBus *i440fx_init(PCII440FXState **pi440fx_state, int *piix_devfn, 186 ISABus **isa_bus, qemu_irq *pic, 187 MemoryRegion *address_space_mem, 188 MemoryRegion *address_space_io, 189 ram_addr_t ram_size, 190 hwaddr pci_hole_start, 191 hwaddr pci_hole_size, 192 ram_addr_t above_4g_mem_size, 193 MemoryRegion *pci_memory, 194 MemoryRegion *ram_memory); 195 196 PCIBus *find_i440fx(void); 197 /* piix4.c */ 198 extern PCIDevice *piix4_dev; 199 int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn); 200 201 /* vga.c */ 202 enum vga_retrace_method { 203 VGA_RETRACE_DUMB, 204 VGA_RETRACE_PRECISE 205 }; 206 207 extern enum vga_retrace_method vga_retrace_method; 208 209 int isa_vga_mm_init(hwaddr vram_base, 210 hwaddr ctrl_base, int it_shift, 211 MemoryRegion *address_space); 212 213 /* ne2000.c */ 214 static inline bool isa_ne2000_init(ISABus *bus, int base, int irq, NICInfo *nd) 215 { 216 DeviceState *dev; 217 ISADevice *isadev; 218 219 qemu_check_nic_model(nd, "ne2k_isa"); 220 221 isadev = isa_try_create(bus, "ne2k_isa"); 222 if (!isadev) { 223 return false; 224 } 225 dev = DEVICE(isadev); 226 qdev_prop_set_uint32(dev, "iobase", base); 227 qdev_prop_set_uint32(dev, "irq", irq); 228 qdev_set_nic_properties(dev, nd); 229 qdev_init_nofail(dev); 230 return true; 231 } 232 233 /* pc_sysfw.c */ 234 void pc_system_firmware_init(MemoryRegion *rom_memory, 235 bool isapc_ram_fw); 236 237 /* pvpanic.c */ 238 void pvpanic_init(ISABus *bus); 239 uint16_t pvpanic_port(void); 240 241 /* e820 types */ 242 #define E820_RAM 1 243 #define E820_RESERVED 2 244 #define E820_ACPI 3 245 #define E820_NVS 4 246 #define E820_UNUSABLE 5 247 248 int e820_add_entry(uint64_t, uint64_t, uint32_t); 249 250 #define PC_COMPAT_1_6 \ 251 {\ 252 .driver = "e1000",\ 253 .property = "mitigation",\ 254 .value = "off",\ 255 },{\ 256 .driver = "qemu64-" TYPE_X86_CPU,\ 257 .property = "model",\ 258 .value = stringify(2),\ 259 },{\ 260 .driver = "qemu32-" TYPE_X86_CPU,\ 261 .property = "model",\ 262 .value = stringify(3),\ 263 },{\ 264 .driver = "i440FX-pcihost",\ 265 .property = "short_root_bus",\ 266 .value = stringify(1),\ 267 },{\ 268 .driver = "q35-pcihost",\ 269 .property = "short_root_bus",\ 270 .value = stringify(1),\ 271 } 272 273 #define PC_COMPAT_1_5 \ 274 PC_COMPAT_1_6, \ 275 {\ 276 .driver = "Conroe-" TYPE_X86_CPU,\ 277 .property = "model",\ 278 .value = stringify(2),\ 279 },{\ 280 .driver = "Conroe-" TYPE_X86_CPU,\ 281 .property = "level",\ 282 .value = stringify(2),\ 283 },{\ 284 .driver = "Penryn-" TYPE_X86_CPU,\ 285 .property = "model",\ 286 .value = stringify(2),\ 287 },{\ 288 .driver = "Penryn-" TYPE_X86_CPU,\ 289 .property = "level",\ 290 .value = stringify(2),\ 291 },{\ 292 .driver = "Nehalem-" TYPE_X86_CPU,\ 293 .property = "model",\ 294 .value = stringify(2),\ 295 },{\ 296 .driver = "Nehalem-" TYPE_X86_CPU,\ 297 .property = "level",\ 298 .value = stringify(2),\ 299 },{\ 300 .driver = "virtio-net-pci",\ 301 .property = "any_layout",\ 302 .value = "off",\ 303 },{\ 304 .driver = TYPE_X86_CPU,\ 305 .property = "pmu",\ 306 .value = "on",\ 307 },{\ 308 .driver = "i440FX-pcihost",\ 309 .property = "short_root_bus",\ 310 .value = stringify(0),\ 311 },{\ 312 .driver = "q35-pcihost",\ 313 .property = "short_root_bus",\ 314 .value = stringify(0),\ 315 } 316 317 #define PC_COMPAT_1_4 \ 318 PC_COMPAT_1_5, \ 319 {\ 320 .driver = "scsi-hd",\ 321 .property = "discard_granularity",\ 322 .value = stringify(0),\ 323 },{\ 324 .driver = "scsi-cd",\ 325 .property = "discard_granularity",\ 326 .value = stringify(0),\ 327 },{\ 328 .driver = "scsi-disk",\ 329 .property = "discard_granularity",\ 330 .value = stringify(0),\ 331 },{\ 332 .driver = "ide-hd",\ 333 .property = "discard_granularity",\ 334 .value = stringify(0),\ 335 },{\ 336 .driver = "ide-cd",\ 337 .property = "discard_granularity",\ 338 .value = stringify(0),\ 339 },{\ 340 .driver = "ide-drive",\ 341 .property = "discard_granularity",\ 342 .value = stringify(0),\ 343 },{\ 344 .driver = "virtio-blk-pci",\ 345 .property = "discard_granularity",\ 346 .value = stringify(0),\ 347 },{\ 348 .driver = "virtio-serial-pci",\ 349 .property = "vectors",\ 350 /* DEV_NVECTORS_UNSPECIFIED as a uint32_t string */\ 351 .value = stringify(0xFFFFFFFF),\ 352 },{ \ 353 .driver = "virtio-net-pci", \ 354 .property = "ctrl_guest_offloads", \ 355 .value = "off", \ 356 },{\ 357 .driver = "e1000",\ 358 .property = "romfile",\ 359 .value = "pxe-e1000.rom",\ 360 },{\ 361 .driver = "ne2k_pci",\ 362 .property = "romfile",\ 363 .value = "pxe-ne2k_pci.rom",\ 364 },{\ 365 .driver = "pcnet",\ 366 .property = "romfile",\ 367 .value = "pxe-pcnet.rom",\ 368 },{\ 369 .driver = "rtl8139",\ 370 .property = "romfile",\ 371 .value = "pxe-rtl8139.rom",\ 372 },{\ 373 .driver = "virtio-net-pci",\ 374 .property = "romfile",\ 375 .value = "pxe-virtio.rom",\ 376 },{\ 377 .driver = "486-" TYPE_X86_CPU,\ 378 .property = "model",\ 379 .value = stringify(0),\ 380 } 381 382 #define PC_COMMON_MACHINE_OPTIONS \ 383 .default_boot_order = "cad" 384 385 #define PC_DEFAULT_MACHINE_OPTIONS \ 386 PC_COMMON_MACHINE_OPTIONS, \ 387 .hot_add_cpu = pc_hot_add_cpu, \ 388 .max_cpus = 255 389 390 #endif 391