10d09e41aSPaolo Bonzini /*
20d09e41aSPaolo Bonzini * APIC support - internal interfaces
30d09e41aSPaolo Bonzini *
40d09e41aSPaolo Bonzini * Copyright (c) 2004-2005 Fabrice Bellard
50d09e41aSPaolo Bonzini * Copyright (c) 2011 Jan Kiszka, Siemens AG
60d09e41aSPaolo Bonzini *
70d09e41aSPaolo Bonzini * This library is free software; you can redistribute it and/or
80d09e41aSPaolo Bonzini * modify it under the terms of the GNU Lesser General Public
90d09e41aSPaolo Bonzini * License as published by the Free Software Foundation; either
1061f3c91aSChetan Pant * version 2.1 of the License, or (at your option) any later version.
110d09e41aSPaolo Bonzini *
120d09e41aSPaolo Bonzini * This library is distributed in the hope that it will be useful,
130d09e41aSPaolo Bonzini * but WITHOUT ANY WARRANTY; without even the implied warranty of
140d09e41aSPaolo Bonzini * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
150d09e41aSPaolo Bonzini * Lesser General Public License for more details.
160d09e41aSPaolo Bonzini *
170d09e41aSPaolo Bonzini * You should have received a copy of the GNU Lesser General Public
180d09e41aSPaolo Bonzini * License along with this library; if not, see <http://www.gnu.org/licenses/>
190d09e41aSPaolo Bonzini */
20175de524SMarkus Armbruster
210d09e41aSPaolo Bonzini #ifndef QEMU_APIC_INTERNAL_H
220d09e41aSPaolo Bonzini #define QEMU_APIC_INTERNAL_H
230d09e41aSPaolo Bonzini
2420fbcfddSPeter Maydell #include "cpu.h"
250d09e41aSPaolo Bonzini #include "exec/memory.h"
260d09e41aSPaolo Bonzini #include "qemu/timer.h"
27ec150c7eSMarkus Armbruster #include "target/i386/cpu-qom.h"
28db1015e9SEduardo Habkost #include "qom/object.h"
290d09e41aSPaolo Bonzini
300d09e41aSPaolo Bonzini /* APIC Local Vector Table */
310d09e41aSPaolo Bonzini #define APIC_LVT_TIMER 0
320d09e41aSPaolo Bonzini #define APIC_LVT_THERMAL 1
330d09e41aSPaolo Bonzini #define APIC_LVT_PERFORM 2
340d09e41aSPaolo Bonzini #define APIC_LVT_LINT0 3
350d09e41aSPaolo Bonzini #define APIC_LVT_LINT1 4
360d09e41aSPaolo Bonzini #define APIC_LVT_ERROR 5
370d09e41aSPaolo Bonzini #define APIC_LVT_NB 6
380d09e41aSPaolo Bonzini
390d09e41aSPaolo Bonzini /* APIC delivery modes */
400d09e41aSPaolo Bonzini #define APIC_DM_FIXED 0
410d09e41aSPaolo Bonzini #define APIC_DM_LOWPRI 1
420d09e41aSPaolo Bonzini #define APIC_DM_SMI 2
430d09e41aSPaolo Bonzini #define APIC_DM_NMI 4
440d09e41aSPaolo Bonzini #define APIC_DM_INIT 5
450d09e41aSPaolo Bonzini #define APIC_DM_SIPI 6
460d09e41aSPaolo Bonzini #define APIC_DM_EXTINT 7
470d09e41aSPaolo Bonzini
480d09e41aSPaolo Bonzini /* APIC destination mode */
49b5ee0468SBui Quang Minh #define APIC_DESTMODE_PHYSICAL 0
50b5ee0468SBui Quang Minh #define APIC_DESTMODE_LOGICAL 1
51b5ee0468SBui Quang Minh #define APIC_DESTMODE_LOGICAL_FLAT 0xf
52b5ee0468SBui Quang Minh #define APIC_DESTMODE_LOGICAL_CLUSTER 0
530d09e41aSPaolo Bonzini
540d09e41aSPaolo Bonzini #define APIC_TRIGGER_EDGE 0
550d09e41aSPaolo Bonzini #define APIC_TRIGGER_LEVEL 1
560d09e41aSPaolo Bonzini
576519d187SPavel Butsykin #define APIC_VECTOR_MASK 0xff
586519d187SPavel Butsykin #define APIC_DCR_MASK 0xf
596519d187SPavel Butsykin
606519d187SPavel Butsykin #define APIC_LVT_TIMER_SHIFT 17
616519d187SPavel Butsykin #define APIC_LVT_MASKED_SHIFT 16
626519d187SPavel Butsykin #define APIC_LVT_LEVEL_TRIGGER_SHIFT 15
636519d187SPavel Butsykin #define APIC_LVT_REMOTE_IRR_SHIFT 14
646519d187SPavel Butsykin #define APIC_LVT_INT_POLARITY_SHIFT 13
656519d187SPavel Butsykin #define APIC_LVT_DELIV_STS_SHIFT 12
666519d187SPavel Butsykin #define APIC_LVT_DELIV_MOD_SHIFT 8
676519d187SPavel Butsykin
686519d187SPavel Butsykin #define APIC_LVT_TIMER_TSCDEADLINE (2 << APIC_LVT_TIMER_SHIFT)
69b6cfc3c2SPavel Butsykin #define APIC_LVT_TIMER_PERIODIC (1 << APIC_LVT_TIMER_SHIFT)
70b6cfc3c2SPavel Butsykin #define APIC_LVT_MASKED (1 << APIC_LVT_MASKED_SHIFT)
71b6cfc3c2SPavel Butsykin #define APIC_LVT_LEVEL_TRIGGER (1 << APIC_LVT_LEVEL_TRIGGER_SHIFT)
72b6cfc3c2SPavel Butsykin #define APIC_LVT_REMOTE_IRR (1 << APIC_LVT_REMOTE_IRR_SHIFT)
736519d187SPavel Butsykin #define APIC_LVT_INT_POLARITY (1 << APIC_LVT_INT_POLARITY_SHIFT)
746519d187SPavel Butsykin #define APIC_LVT_DELIV_STS (1 << APIC_LVT_DELIV_STS_SHIFT)
756519d187SPavel Butsykin #define APIC_LVT_DELIV_MOD (7 << APIC_LVT_DELIV_MOD_SHIFT)
766519d187SPavel Butsykin
776519d187SPavel Butsykin #define APIC_ESR_ILL_ADDRESS_SHIFT 7
786519d187SPavel Butsykin #define APIC_ESR_RECV_ILL_VECT_SHIFT 6
796519d187SPavel Butsykin #define APIC_ESR_SEND_ILL_VECT_SHIFT 5
806519d187SPavel Butsykin #define APIC_ESR_RECV_ACCEPT_SHIFT 3
816519d187SPavel Butsykin #define APIC_ESR_SEND_ACCEPT_SHIFT 2
826519d187SPavel Butsykin #define APIC_ESR_RECV_CHECK_SUM_SHIFT 1
830d09e41aSPaolo Bonzini
84b6cfc3c2SPavel Butsykin #define APIC_ESR_ILLEGAL_ADDRESS (1 << APIC_ESR_ILL_ADDRESS_SHIFT)
856519d187SPavel Butsykin #define APIC_ESR_RECV_ILLEGAL_VECT (1 << APIC_ESR_RECV_ILL_VECT_SHIFT)
866519d187SPavel Butsykin #define APIC_ESR_SEND_ILLEGAL_VECT (1 << APIC_ESR_SEND_ILL_VECT_SHIFT)
876519d187SPavel Butsykin #define APIC_ESR_RECV_ACCEPT (1 << APIC_ESR_RECV_ACCEPT_SHIFT)
886519d187SPavel Butsykin #define APIC_ESR_SEND_ACCEPT (1 << APIC_ESR_SEND_ACCEPT_SHIFT)
896519d187SPavel Butsykin #define APIC_ESR_RECV_CHECK_SUM (1 << APIC_ESR_RECV_CHECK_SUM_SHIFT)
906519d187SPavel Butsykin #define APIC_ESR_SEND_CHECK_SUM 1
916519d187SPavel Butsykin
926519d187SPavel Butsykin #define APIC_ICR_DEST_SHIFT 24
936519d187SPavel Butsykin #define APIC_ICR_DEST_SHORT_SHIFT 18
946519d187SPavel Butsykin #define APIC_ICR_TRIGGER_MOD_SHIFT 15
956519d187SPavel Butsykin #define APIC_ICR_LEVEL_SHIFT 14
966519d187SPavel Butsykin #define APIC_ICR_DELIV_STS_SHIFT 12
976519d187SPavel Butsykin #define APIC_ICR_DEST_MOD_SHIFT 11
986519d187SPavel Butsykin #define APIC_ICR_DELIV_MOD_SHIFT 8
996519d187SPavel Butsykin
1006519d187SPavel Butsykin #define APIC_ICR_DEST_SHORT (3 << APIC_ICR_DEST_SHORT_SHIFT)
1016519d187SPavel Butsykin #define APIC_ICR_TRIGGER_MOD (1 << APIC_ICR_TRIGGER_MOD_SHIFT)
1026519d187SPavel Butsykin #define APIC_ICR_LEVEL (1 << APIC_ICR_LEVEL_SHIFT)
1036519d187SPavel Butsykin #define APIC_ICR_DELIV_STS (1 << APIC_ICR_DELIV_STS_SHIFT)
1046519d187SPavel Butsykin #define APIC_ICR_DEST_MOD (1 << APIC_ICR_DEST_MOD_SHIFT)
1056519d187SPavel Butsykin #define APIC_ICR_DELIV_MOD (7 << APIC_ICR_DELIV_MOD_SHIFT)
1066519d187SPavel Butsykin
1076519d187SPavel Butsykin #define APIC_PR_CLASS_SHIFT 4
1086519d187SPavel Butsykin #define APIC_PR_SUB_CLASS 0xf
1096519d187SPavel Butsykin
1106519d187SPavel Butsykin #define APIC_LOGDEST_XAPIC_SHIFT 4
1116519d187SPavel Butsykin #define APIC_LOGDEST_XAPIC_ID 0xf
1126519d187SPavel Butsykin
1136519d187SPavel Butsykin #define APIC_LOGDEST_X2APIC_SHIFT 16
1146519d187SPavel Butsykin #define APIC_LOGDEST_X2APIC_ID 0xffff
1156519d187SPavel Butsykin
1166519d187SPavel Butsykin #define APIC_SPURIO_FOCUS_SHIFT 9
1176519d187SPavel Butsykin #define APIC_SPURIO_ENABLED_SHIFT 8
1186519d187SPavel Butsykin
1196519d187SPavel Butsykin #define APIC_SPURIO_FOCUS (1 << APIC_SPURIO_FOCUS_SHIFT)
1206519d187SPavel Butsykin #define APIC_SPURIO_ENABLED (1 << APIC_SPURIO_ENABLED_SHIFT)
1210d09e41aSPaolo Bonzini
1220d09e41aSPaolo Bonzini #define APIC_SV_DIRECTED_IO (1 << 12)
1230d09e41aSPaolo Bonzini #define APIC_SV_ENABLE (1 << 8)
1240d09e41aSPaolo Bonzini
1250d09e41aSPaolo Bonzini #define VAPIC_ENABLE_BIT 0
1260d09e41aSPaolo Bonzini #define VAPIC_ENABLE_MASK (1 << VAPIC_ENABLE_BIT)
1270d09e41aSPaolo Bonzini
1280d09e41aSPaolo Bonzini typedef struct APICCommonState APICCommonState;
1290d09e41aSPaolo Bonzini
1300d09e41aSPaolo Bonzini #define TYPE_APIC_COMMON "apic-common"
131db1015e9SEduardo Habkost typedef struct APICCommonClass APICCommonClass;
1328110fa1dSEduardo Habkost DECLARE_OBJ_CHECKERS(APICCommonState, APICCommonClass,
1338110fa1dSEduardo Habkost APIC_COMMON, TYPE_APIC_COMMON)
1340d09e41aSPaolo Bonzini
135db1015e9SEduardo Habkost struct APICCommonClass {
13646232aaaSChen Fan DeviceClass parent_class;
1370d09e41aSPaolo Bonzini
138ff6986ceSxiaoqiang zhao DeviceRealize realize;
1399c156f9dSIgor Mammedov DeviceUnrealize unrealize;
140*774204cfSBui Quang Minh int (*set_base)(APICCommonState *s, uint64_t val);
1410d09e41aSPaolo Bonzini void (*set_tpr)(APICCommonState *s, uint8_t val);
1420d09e41aSPaolo Bonzini uint8_t (*get_tpr)(APICCommonState *s);
1430d09e41aSPaolo Bonzini void (*enable_tpr_reporting)(APICCommonState *s, bool enable);
1440d09e41aSPaolo Bonzini void (*vapic_base_update)(APICCommonState *s);
1450d09e41aSPaolo Bonzini void (*external_nmi)(APICCommonState *s);
1460d09e41aSPaolo Bonzini void (*pre_save)(APICCommonState *s);
1470d09e41aSPaolo Bonzini void (*post_load)(APICCommonState *s);
148575a6f40SPaolo Bonzini void (*reset)(APICCommonState *s);
149267ee357SRadim Krčmář /* send_msi emulates an APIC bus and its proper place would be in a new
150267ee357SRadim Krčmář * device, but it's convenient to have it here for now.
151267ee357SRadim Krčmář */
152267ee357SRadim Krčmář void (*send_msi)(MSIMessage *msi);
153db1015e9SEduardo Habkost };
1540d09e41aSPaolo Bonzini
1550d09e41aSPaolo Bonzini struct APICCommonState {
15646232aaaSChen Fan /*< private >*/
15746232aaaSChen Fan DeviceState parent_obj;
15846232aaaSChen Fan /*< public >*/
1590d09e41aSPaolo Bonzini
1600d09e41aSPaolo Bonzini MemoryRegion io_memory;
1610d09e41aSPaolo Bonzini X86CPU *cpu;
1620d09e41aSPaolo Bonzini uint32_t apicbase;
16333d7a288SIgor Mammedov uint8_t id; /* legacy APIC ID */
16433d7a288SIgor Mammedov uint32_t initial_apic_id;
165aa93200bSGabriel L. Somlo uint8_t version;
1660d09e41aSPaolo Bonzini uint8_t arb_id;
1670d09e41aSPaolo Bonzini uint8_t tpr;
1680d09e41aSPaolo Bonzini uint32_t spurious_vec;
1690d09e41aSPaolo Bonzini uint8_t log_dest;
1700d09e41aSPaolo Bonzini uint8_t dest_mode;
1710d09e41aSPaolo Bonzini uint32_t isr[8]; /* in service register */
1720d09e41aSPaolo Bonzini uint32_t tmr[8]; /* trigger mode register */
1730d09e41aSPaolo Bonzini uint32_t irr[8]; /* interrupt request register */
1740d09e41aSPaolo Bonzini uint32_t lvt[APIC_LVT_NB];
1750d09e41aSPaolo Bonzini uint32_t esr; /* error register */
1760d09e41aSPaolo Bonzini uint32_t icr[2];
1770d09e41aSPaolo Bonzini
1780d09e41aSPaolo Bonzini uint32_t divide_conf;
1790d09e41aSPaolo Bonzini int count_shift;
1800d09e41aSPaolo Bonzini uint32_t initial_count;
1810d09e41aSPaolo Bonzini int64_t initial_count_load_time;
1820d09e41aSPaolo Bonzini int64_t next_time;
1830d09e41aSPaolo Bonzini QEMUTimer *timer;
1840d09e41aSPaolo Bonzini int64_t timer_expiry;
1850d09e41aSPaolo Bonzini int sipi_vector;
1860d09e41aSPaolo Bonzini int wait_for_sipi;
1870d09e41aSPaolo Bonzini
1880d09e41aSPaolo Bonzini uint32_t vapic_control;
1890d09e41aSPaolo Bonzini DeviceState *vapic;
1900d09e41aSPaolo Bonzini hwaddr vapic_paddr; /* note: persistence via kvmvapic */
191f6e98444SIgor Mammedov bool legacy_instance_id;
192b5ee0468SBui Quang Minh uint32_t extended_log_dest;
1930d09e41aSPaolo Bonzini };
1940d09e41aSPaolo Bonzini
1950d09e41aSPaolo Bonzini typedef struct VAPICState {
1960d09e41aSPaolo Bonzini uint8_t tpr;
1970d09e41aSPaolo Bonzini uint8_t isr;
1980d09e41aSPaolo Bonzini uint8_t zero;
1990d09e41aSPaolo Bonzini uint8_t irr;
2000d09e41aSPaolo Bonzini uint8_t enabled;
2010d09e41aSPaolo Bonzini } QEMU_PACKED VAPICState;
2020d09e41aSPaolo Bonzini
2030d09e41aSPaolo Bonzini extern bool apic_report_tpr_access;
2040d09e41aSPaolo Bonzini
2050d09e41aSPaolo Bonzini bool apic_next_timer(APICCommonState *s, int64_t current_time);
2060d09e41aSPaolo Bonzini void apic_enable_tpr_access_reporting(DeviceState *d, bool enable);
2070d09e41aSPaolo Bonzini void apic_enable_vapic(DeviceState *d, hwaddr paddr);
2080d09e41aSPaolo Bonzini
2090d09e41aSPaolo Bonzini void vapic_report_tpr_access(DeviceState *dev, CPUState *cpu, target_ulong ip,
2100d09e41aSPaolo Bonzini TPRAccess access);
2110d09e41aSPaolo Bonzini
21282a5e042SPavel Butsykin int apic_get_ppr(APICCommonState *s);
2136e083c0dSJan Kiszka uint32_t apic_get_current_count(APICCommonState *s);
21482a5e042SPavel Butsykin
apic_set_bit(uint32_t * tab,int index)21582a5e042SPavel Butsykin static inline void apic_set_bit(uint32_t *tab, int index)
21682a5e042SPavel Butsykin {
21782a5e042SPavel Butsykin int i, mask;
21882a5e042SPavel Butsykin i = index >> 5;
21982a5e042SPavel Butsykin mask = 1 << (index & 0x1f);
22082a5e042SPavel Butsykin tab[i] |= mask;
22182a5e042SPavel Butsykin }
22282a5e042SPavel Butsykin
apic_get_bit(uint32_t * tab,int index)22382a5e042SPavel Butsykin static inline int apic_get_bit(uint32_t *tab, int index)
22482a5e042SPavel Butsykin {
22582a5e042SPavel Butsykin int i, mask;
22682a5e042SPavel Butsykin i = index >> 5;
22782a5e042SPavel Butsykin mask = 1 << (index & 0x1f);
22882a5e042SPavel Butsykin return !!(tab[i] & mask);
22982a5e042SPavel Butsykin }
23082a5e042SPavel Butsykin
231eaaaf8abSPaolo Bonzini APICCommonClass *apic_get_class(Error **errp);
2322f114315SRadim Krčmář
233175de524SMarkus Armbruster #endif /* QEMU_APIC_INTERNAL_H */
234