1 #ifndef QEMU_ELF_H 2 #define QEMU_ELF_H 3 4 /* 32-bit ELF base types. */ 5 typedef uint32_t Elf32_Addr; 6 typedef uint16_t Elf32_Half; 7 typedef uint32_t Elf32_Off; 8 typedef int32_t Elf32_Sword; 9 typedef uint32_t Elf32_Word; 10 11 /* 64-bit ELF base types. */ 12 typedef uint64_t Elf64_Addr; 13 typedef uint16_t Elf64_Half; 14 typedef int16_t Elf64_SHalf; 15 typedef uint64_t Elf64_Off; 16 typedef int32_t Elf64_Sword; 17 typedef uint32_t Elf64_Word; 18 typedef uint64_t Elf64_Xword; 19 typedef int64_t Elf64_Sxword; 20 21 /* These constants are for the segment types stored in the image headers */ 22 #define PT_NULL 0 23 #define PT_LOAD 1 24 #define PT_DYNAMIC 2 25 #define PT_INTERP 3 26 #define PT_NOTE 4 27 #define PT_SHLIB 5 28 #define PT_PHDR 6 29 #define PT_LOPROC 0x70000000 30 #define PT_HIPROC 0x7fffffff 31 #define PT_MIPS_REGINFO 0x70000000 32 #define PT_MIPS_OPTIONS 0x70000001 33 34 /* Flags in the e_flags field of the header */ 35 /* MIPS architecture level. */ 36 #define EF_MIPS_ARCH 0xf0000000 37 38 /* Legal values for MIPS architecture level. */ 39 #define EF_MIPS_ARCH_1 0x00000000 /* -mips1 code. */ 40 #define EF_MIPS_ARCH_2 0x10000000 /* -mips2 code. */ 41 #define EF_MIPS_ARCH_3 0x20000000 /* -mips3 code. */ 42 #define EF_MIPS_ARCH_4 0x30000000 /* -mips4 code. */ 43 #define EF_MIPS_ARCH_5 0x40000000 /* -mips5 code. */ 44 #define EF_MIPS_ARCH_32 0x50000000 /* MIPS32 code. */ 45 #define EF_MIPS_ARCH_64 0x60000000 /* MIPS64 code. */ 46 #define EF_MIPS_ARCH_32R2 0x70000000 /* MIPS32r2 code. */ 47 #define EF_MIPS_ARCH_64R2 0x80000000 /* MIPS64r2 code. */ 48 #define EF_MIPS_ARCH_32R6 0x90000000 /* MIPS32r6 code. */ 49 #define EF_MIPS_ARCH_64R6 0xa0000000 /* MIPS64r6 code. */ 50 51 /* The ABI of a file. */ 52 #define EF_MIPS_ABI_O32 0x00001000 /* O32 ABI. */ 53 #define EF_MIPS_ABI_O64 0x00002000 /* O32 extended for 64 bit. */ 54 55 #define EF_MIPS_NOREORDER 0x00000001 56 #define EF_MIPS_PIC 0x00000002 57 #define EF_MIPS_CPIC 0x00000004 58 #define EF_MIPS_ABI2 0x00000020 59 #define EF_MIPS_OPTIONS_FIRST 0x00000080 60 #define EF_MIPS_32BITMODE 0x00000100 61 #define EF_MIPS_ABI 0x0000f000 62 #define EF_MIPS_FP64 0x00000200 63 #define EF_MIPS_NAN2008 0x00000400 64 #define EF_MIPS_ARCH 0xf0000000 65 66 /* These constants define the different elf file types */ 67 #define ET_NONE 0 68 #define ET_REL 1 69 #define ET_EXEC 2 70 #define ET_DYN 3 71 #define ET_CORE 4 72 #define ET_LOPROC 0xff00 73 #define ET_HIPROC 0xffff 74 75 /* These constants define the various ELF target machines */ 76 #define EM_NONE 0 77 #define EM_M32 1 78 #define EM_SPARC 2 79 #define EM_386 3 80 #define EM_68K 4 81 #define EM_88K 5 82 #define EM_486 6 /* Perhaps disused */ 83 #define EM_860 7 84 85 #define EM_MIPS 8 /* MIPS R3000 (officially, big-endian only) */ 86 87 #define EM_MIPS_RS4_BE 10 /* MIPS R4000 big-endian */ 88 89 #define EM_PARISC 15 /* HPPA */ 90 91 #define EM_SPARC32PLUS 18 /* Sun's "v8plus" */ 92 93 #define EM_PPC 20 /* PowerPC */ 94 #define EM_PPC64 21 /* PowerPC64 */ 95 96 #define EM_ARM 40 /* ARM */ 97 98 #define EM_SH 42 /* SuperH */ 99 100 #define EM_SPARCV9 43 /* SPARC v9 64-bit */ 101 102 #define EM_TRICORE 44 /* Infineon TriCore */ 103 104 #define EM_IA_64 50 /* HP/Intel IA-64 */ 105 106 #define EM_X86_64 62 /* AMD x86-64 */ 107 108 #define EM_S390 22 /* IBM S/390 */ 109 110 #define EM_CRIS 76 /* Axis Communications 32-bit embedded processor */ 111 112 #define EM_V850 87 /* NEC v850 */ 113 114 #define EM_H8_300H 47 /* Hitachi H8/300H */ 115 #define EM_H8S 48 /* Hitachi H8S */ 116 #define EM_LATTICEMICO32 138 /* LatticeMico32 */ 117 118 #define EM_OPENRISC 92 /* OpenCores OpenRISC */ 119 120 #define EM_UNICORE32 110 /* UniCore32 */ 121 122 /* 123 * This is an interim value that we will use until the committee comes 124 * up with a final number. 125 */ 126 #define EM_ALPHA 0x9026 127 128 /* Bogus old v850 magic number, used by old tools. */ 129 #define EM_CYGNUS_V850 0x9080 130 131 /* 132 * This is the old interim value for S/390 architecture 133 */ 134 #define EM_S390_OLD 0xA390 135 136 #define EM_ALTERA_NIOS2 113 /* Altera Nios II soft-core processor */ 137 138 #define EM_MICROBLAZE 189 139 #define EM_MICROBLAZE_OLD 0xBAAB 140 141 #define EM_XTENSA 94 /* Tensilica Xtensa */ 142 143 #define EM_AARCH64 183 144 145 #define EM_TILEGX 191 /* TILE-Gx */ 146 147 #define EM_MOXIE 223 /* Moxie processor family */ 148 #define EM_MOXIE_OLD 0xFEED 149 150 /* This is the info that is needed to parse the dynamic section of the file */ 151 #define DT_NULL 0 152 #define DT_NEEDED 1 153 #define DT_PLTRELSZ 2 154 #define DT_PLTGOT 3 155 #define DT_HASH 4 156 #define DT_STRTAB 5 157 #define DT_SYMTAB 6 158 #define DT_RELA 7 159 #define DT_RELASZ 8 160 #define DT_RELAENT 9 161 #define DT_STRSZ 10 162 #define DT_SYMENT 11 163 #define DT_INIT 12 164 #define DT_FINI 13 165 #define DT_SONAME 14 166 #define DT_RPATH 15 167 #define DT_SYMBOLIC 16 168 #define DT_REL 17 169 #define DT_RELSZ 18 170 #define DT_RELENT 19 171 #define DT_PLTREL 20 172 #define DT_DEBUG 21 173 #define DT_TEXTREL 22 174 #define DT_JMPREL 23 175 #define DT_BINDNOW 24 176 #define DT_INIT_ARRAY 25 177 #define DT_FINI_ARRAY 26 178 #define DT_INIT_ARRAYSZ 27 179 #define DT_FINI_ARRAYSZ 28 180 #define DT_RUNPATH 29 181 #define DT_FLAGS 30 182 #define DT_LOOS 0x6000000d 183 #define DT_HIOS 0x6ffff000 184 #define DT_LOPROC 0x70000000 185 #define DT_HIPROC 0x7fffffff 186 187 /* DT_ entries which fall between DT_VALRNGLO and DT_VALRNDHI use 188 the d_val field of the Elf*_Dyn structure. I.e. they contain scalars. */ 189 #define DT_VALRNGLO 0x6ffffd00 190 #define DT_VALRNGHI 0x6ffffdff 191 192 /* DT_ entries which fall between DT_ADDRRNGLO and DT_ADDRRNGHI use 193 the d_ptr field of the Elf*_Dyn structure. I.e. they contain pointers. */ 194 #define DT_ADDRRNGLO 0x6ffffe00 195 #define DT_ADDRRNGHI 0x6ffffeff 196 197 #define DT_VERSYM 0x6ffffff0 198 #define DT_RELACOUNT 0x6ffffff9 199 #define DT_RELCOUNT 0x6ffffffa 200 #define DT_FLAGS_1 0x6ffffffb 201 #define DT_VERDEF 0x6ffffffc 202 #define DT_VERDEFNUM 0x6ffffffd 203 #define DT_VERNEED 0x6ffffffe 204 #define DT_VERNEEDNUM 0x6fffffff 205 206 #define DT_MIPS_RLD_VERSION 0x70000001 207 #define DT_MIPS_TIME_STAMP 0x70000002 208 #define DT_MIPS_ICHECKSUM 0x70000003 209 #define DT_MIPS_IVERSION 0x70000004 210 #define DT_MIPS_FLAGS 0x70000005 211 #define RHF_NONE 0 212 #define RHF_HARDWAY 1 213 #define RHF_NOTPOT 2 214 #define DT_MIPS_BASE_ADDRESS 0x70000006 215 #define DT_MIPS_CONFLICT 0x70000008 216 #define DT_MIPS_LIBLIST 0x70000009 217 #define DT_MIPS_LOCAL_GOTNO 0x7000000a 218 #define DT_MIPS_CONFLICTNO 0x7000000b 219 #define DT_MIPS_LIBLISTNO 0x70000010 220 #define DT_MIPS_SYMTABNO 0x70000011 221 #define DT_MIPS_UNREFEXTNO 0x70000012 222 #define DT_MIPS_GOTSYM 0x70000013 223 #define DT_MIPS_HIPAGENO 0x70000014 224 #define DT_MIPS_RLD_MAP 0x70000016 225 226 /* This info is needed when parsing the symbol table */ 227 #define STB_LOCAL 0 228 #define STB_GLOBAL 1 229 #define STB_WEAK 2 230 231 #define STT_NOTYPE 0 232 #define STT_OBJECT 1 233 #define STT_FUNC 2 234 #define STT_SECTION 3 235 #define STT_FILE 4 236 237 #define ELF_ST_BIND(x) ((x) >> 4) 238 #define ELF_ST_TYPE(x) (((unsigned int) x) & 0xf) 239 #define ELF_ST_INFO(bind, type) (((bind) << 4) | ((type) & 0xf)) 240 #define ELF32_ST_BIND(x) ELF_ST_BIND(x) 241 #define ELF32_ST_TYPE(x) ELF_ST_TYPE(x) 242 #define ELF64_ST_BIND(x) ELF_ST_BIND(x) 243 #define ELF64_ST_TYPE(x) ELF_ST_TYPE(x) 244 245 /* Symbolic values for the entries in the auxiliary table 246 put on the initial stack */ 247 #define AT_NULL 0 /* end of vector */ 248 #define AT_IGNORE 1 /* entry should be ignored */ 249 #define AT_EXECFD 2 /* file descriptor of program */ 250 #define AT_PHDR 3 /* program headers for program */ 251 #define AT_PHENT 4 /* size of program header entry */ 252 #define AT_PHNUM 5 /* number of program headers */ 253 #define AT_PAGESZ 6 /* system page size */ 254 #define AT_BASE 7 /* base address of interpreter */ 255 #define AT_FLAGS 8 /* flags */ 256 #define AT_ENTRY 9 /* entry point of program */ 257 #define AT_NOTELF 10 /* program is not ELF */ 258 #define AT_UID 11 /* real uid */ 259 #define AT_EUID 12 /* effective uid */ 260 #define AT_GID 13 /* real gid */ 261 #define AT_EGID 14 /* effective gid */ 262 #define AT_PLATFORM 15 /* string identifying CPU for optimizations */ 263 #define AT_HWCAP 16 /* arch dependent hints at CPU capabilities */ 264 #define AT_CLKTCK 17 /* frequency at which times() increments */ 265 #define AT_FPUCW 18 /* info about fpu initialization by kernel */ 266 #define AT_DCACHEBSIZE 19 /* data cache block size */ 267 #define AT_ICACHEBSIZE 20 /* instruction cache block size */ 268 #define AT_UCACHEBSIZE 21 /* unified cache block size */ 269 #define AT_IGNOREPPC 22 /* ppc only; entry should be ignored */ 270 #define AT_SECURE 23 /* boolean, was exec suid-like? */ 271 #define AT_BASE_PLATFORM 24 /* string identifying real platforms */ 272 #define AT_RANDOM 25 /* address of 16 random bytes */ 273 #define AT_HWCAP2 26 /* extension of AT_HWCAP */ 274 #define AT_EXECFN 31 /* filename of the executable */ 275 #define AT_SYSINFO 32 /* address of kernel entry point */ 276 #define AT_SYSINFO_EHDR 33 /* address of kernel vdso */ 277 #define AT_L1I_CACHESHAPE 34 /* shapes of the caches: */ 278 #define AT_L1D_CACHESHAPE 35 /* bits 0-3: cache associativity. */ 279 #define AT_L2_CACHESHAPE 36 /* bits 4-7: log2 of line size. */ 280 #define AT_L3_CACHESHAPE 37 /* val&~255: cache size. */ 281 282 typedef struct dynamic{ 283 Elf32_Sword d_tag; 284 union{ 285 Elf32_Sword d_val; 286 Elf32_Addr d_ptr; 287 } d_un; 288 } Elf32_Dyn; 289 290 typedef struct { 291 Elf64_Sxword d_tag; /* entry tag value */ 292 union { 293 Elf64_Xword d_val; 294 Elf64_Addr d_ptr; 295 } d_un; 296 } Elf64_Dyn; 297 298 /* The following are used with relocations */ 299 #define ELF32_R_SYM(x) ((x) >> 8) 300 #define ELF32_R_TYPE(x) ((x) & 0xff) 301 302 #define ELF64_R_SYM(i) ((i) >> 32) 303 #define ELF64_R_TYPE(i) ((i) & 0xffffffff) 304 #define ELF64_R_TYPE_DATA(i) (((ELF64_R_TYPE(i) >> 8) ^ 0x00800000) - 0x00800000) 305 306 #define R_386_NONE 0 307 #define R_386_32 1 308 #define R_386_PC32 2 309 #define R_386_GOT32 3 310 #define R_386_PLT32 4 311 #define R_386_COPY 5 312 #define R_386_GLOB_DAT 6 313 #define R_386_JMP_SLOT 7 314 #define R_386_RELATIVE 8 315 #define R_386_GOTOFF 9 316 #define R_386_GOTPC 10 317 #define R_386_NUM 11 318 /* Not a dynamic reloc, so not included in R_386_NUM. Used in TCG. */ 319 #define R_386_PC8 23 320 321 #define R_MIPS_NONE 0 322 #define R_MIPS_16 1 323 #define R_MIPS_32 2 324 #define R_MIPS_REL32 3 325 #define R_MIPS_26 4 326 #define R_MIPS_HI16 5 327 #define R_MIPS_LO16 6 328 #define R_MIPS_GPREL16 7 329 #define R_MIPS_LITERAL 8 330 #define R_MIPS_GOT16 9 331 #define R_MIPS_PC16 10 332 #define R_MIPS_CALL16 11 333 #define R_MIPS_GPREL32 12 334 /* The remaining relocs are defined on Irix, although they are not 335 in the MIPS ELF ABI. */ 336 #define R_MIPS_UNUSED1 13 337 #define R_MIPS_UNUSED2 14 338 #define R_MIPS_UNUSED3 15 339 #define R_MIPS_SHIFT5 16 340 #define R_MIPS_SHIFT6 17 341 #define R_MIPS_64 18 342 #define R_MIPS_GOT_DISP 19 343 #define R_MIPS_GOT_PAGE 20 344 #define R_MIPS_GOT_OFST 21 345 /* 346 * The following two relocation types are specified in the MIPS ABI 347 * conformance guide version 1.2 but not yet in the psABI. 348 */ 349 #define R_MIPS_GOTHI16 22 350 #define R_MIPS_GOTLO16 23 351 #define R_MIPS_SUB 24 352 #define R_MIPS_INSERT_A 25 353 #define R_MIPS_INSERT_B 26 354 #define R_MIPS_DELETE 27 355 #define R_MIPS_HIGHER 28 356 #define R_MIPS_HIGHEST 29 357 /* 358 * The following two relocation types are specified in the MIPS ABI 359 * conformance guide version 1.2 but not yet in the psABI. 360 */ 361 #define R_MIPS_CALLHI16 30 362 #define R_MIPS_CALLLO16 31 363 /* 364 * This range is reserved for vendor specific relocations. 365 */ 366 #define R_MIPS_LOVENDOR 100 367 #define R_MIPS_HIVENDOR 127 368 369 370 /* SUN SPARC specific definitions. */ 371 372 /* Values for Elf64_Ehdr.e_flags. */ 373 374 #define EF_SPARCV9_MM 3 375 #define EF_SPARCV9_TSO 0 376 #define EF_SPARCV9_PSO 1 377 #define EF_SPARCV9_RMO 2 378 #define EF_SPARC_LEDATA 0x800000 /* little endian data */ 379 #define EF_SPARC_EXT_MASK 0xFFFF00 380 #define EF_SPARC_32PLUS 0x000100 /* generic V8+ features */ 381 #define EF_SPARC_SUN_US1 0x000200 /* Sun UltraSPARC1 extensions */ 382 #define EF_SPARC_HAL_R1 0x000400 /* HAL R1 extensions */ 383 #define EF_SPARC_SUN_US3 0x000800 /* Sun UltraSPARCIII extensions */ 384 385 /* 386 * Sparc ELF relocation types 387 */ 388 #define R_SPARC_NONE 0 389 #define R_SPARC_8 1 390 #define R_SPARC_16 2 391 #define R_SPARC_32 3 392 #define R_SPARC_DISP8 4 393 #define R_SPARC_DISP16 5 394 #define R_SPARC_DISP32 6 395 #define R_SPARC_WDISP30 7 396 #define R_SPARC_WDISP22 8 397 #define R_SPARC_HI22 9 398 #define R_SPARC_22 10 399 #define R_SPARC_13 11 400 #define R_SPARC_LO10 12 401 #define R_SPARC_GOT10 13 402 #define R_SPARC_GOT13 14 403 #define R_SPARC_GOT22 15 404 #define R_SPARC_PC10 16 405 #define R_SPARC_PC22 17 406 #define R_SPARC_WPLT30 18 407 #define R_SPARC_COPY 19 408 #define R_SPARC_GLOB_DAT 20 409 #define R_SPARC_JMP_SLOT 21 410 #define R_SPARC_RELATIVE 22 411 #define R_SPARC_UA32 23 412 #define R_SPARC_PLT32 24 413 #define R_SPARC_HIPLT22 25 414 #define R_SPARC_LOPLT10 26 415 #define R_SPARC_PCPLT32 27 416 #define R_SPARC_PCPLT22 28 417 #define R_SPARC_PCPLT10 29 418 #define R_SPARC_10 30 419 #define R_SPARC_11 31 420 #define R_SPARC_64 32 421 #define R_SPARC_OLO10 33 422 #define R_SPARC_HH22 34 423 #define R_SPARC_HM10 35 424 #define R_SPARC_LM22 36 425 #define R_SPARC_WDISP16 40 426 #define R_SPARC_WDISP19 41 427 #define R_SPARC_7 43 428 #define R_SPARC_5 44 429 #define R_SPARC_6 45 430 431 /* Bits present in AT_HWCAP for ARM. */ 432 433 #define HWCAP_ARM_SWP (1 << 0) 434 #define HWCAP_ARM_HALF (1 << 1) 435 #define HWCAP_ARM_THUMB (1 << 2) 436 #define HWCAP_ARM_26BIT (1 << 3) 437 #define HWCAP_ARM_FAST_MULT (1 << 4) 438 #define HWCAP_ARM_FPA (1 << 5) 439 #define HWCAP_ARM_VFP (1 << 6) 440 #define HWCAP_ARM_EDSP (1 << 7) 441 #define HWCAP_ARM_JAVA (1 << 8) 442 #define HWCAP_ARM_IWMMXT (1 << 9) 443 #define HWCAP_ARM_CRUNCH (1 << 10) 444 #define HWCAP_ARM_THUMBEE (1 << 11) 445 #define HWCAP_ARM_NEON (1 << 12) 446 #define HWCAP_ARM_VFPv3 (1 << 13) 447 #define HWCAP_ARM_VFPv3D16 (1 << 14) /* also set for VFPv4-D16 */ 448 #define HWCAP_ARM_TLS (1 << 15) 449 #define HWCAP_ARM_VFPv4 (1 << 16) 450 #define HWCAP_ARM_IDIVA (1 << 17) 451 #define HWCAP_ARM_IDIVT (1 << 18) 452 #define HWCAP_IDIV (HWCAP_IDIVA | HWCAP_IDIVT) 453 #define HWCAP_VFPD32 (1 << 19) /* set if VFP has 32 regs */ 454 #define HWCAP_LPAE (1 << 20) 455 456 /* Bits present in AT_HWCAP for PowerPC. */ 457 458 #define PPC_FEATURE_32 0x80000000 459 #define PPC_FEATURE_64 0x40000000 460 #define PPC_FEATURE_601_INSTR 0x20000000 461 #define PPC_FEATURE_HAS_ALTIVEC 0x10000000 462 #define PPC_FEATURE_HAS_FPU 0x08000000 463 #define PPC_FEATURE_HAS_MMU 0x04000000 464 #define PPC_FEATURE_HAS_4xxMAC 0x02000000 465 #define PPC_FEATURE_UNIFIED_CACHE 0x01000000 466 #define PPC_FEATURE_HAS_SPE 0x00800000 467 #define PPC_FEATURE_HAS_EFP_SINGLE 0x00400000 468 #define PPC_FEATURE_HAS_EFP_DOUBLE 0x00200000 469 #define PPC_FEATURE_NO_TB 0x00100000 470 #define PPC_FEATURE_POWER4 0x00080000 471 #define PPC_FEATURE_POWER5 0x00040000 472 #define PPC_FEATURE_POWER5_PLUS 0x00020000 473 #define PPC_FEATURE_CELL 0x00010000 474 #define PPC_FEATURE_BOOKE 0x00008000 475 #define PPC_FEATURE_SMT 0x00004000 476 #define PPC_FEATURE_ICACHE_SNOOP 0x00002000 477 #define PPC_FEATURE_ARCH_2_05 0x00001000 478 #define PPC_FEATURE_PA6T 0x00000800 479 #define PPC_FEATURE_HAS_DFP 0x00000400 480 #define PPC_FEATURE_POWER6_EXT 0x00000200 481 #define PPC_FEATURE_ARCH_2_06 0x00000100 482 #define PPC_FEATURE_HAS_VSX 0x00000080 483 484 #define PPC_FEATURE_PSERIES_PERFMON_COMPAT \ 485 0x00000040 486 487 #define PPC_FEATURE_TRUE_LE 0x00000002 488 #define PPC_FEATURE_PPC_LE 0x00000001 489 490 /* Bits present in AT_HWCAP2 for PowerPC. */ 491 492 #define PPC_FEATURE2_ARCH_2_07 0x80000000 493 #define PPC_FEATURE2_HAS_HTM 0x40000000 494 #define PPC_FEATURE2_HAS_DSCR 0x20000000 495 #define PPC_FEATURE2_HAS_EBB 0x10000000 496 #define PPC_FEATURE2_HAS_ISEL 0x08000000 497 #define PPC_FEATURE2_HAS_TAR 0x04000000 498 #define PPC_FEATURE2_HAS_VEC_CRYPTO 0x02000000 499 #define PPC_FEATURE2_HTM_NOSC 0x01000000 500 #define PPC_FEATURE2_ARCH_3_00 0x00800000 501 #define PPC_FEATURE2_HAS_IEEE128 0x00400000 502 503 /* Bits present in AT_HWCAP for Sparc. */ 504 505 #define HWCAP_SPARC_FLUSH 0x00000001 506 #define HWCAP_SPARC_STBAR 0x00000002 507 #define HWCAP_SPARC_SWAP 0x00000004 508 #define HWCAP_SPARC_MULDIV 0x00000008 509 #define HWCAP_SPARC_V9 0x00000010 510 #define HWCAP_SPARC_ULTRA3 0x00000020 511 #define HWCAP_SPARC_BLKINIT 0x00000040 512 #define HWCAP_SPARC_N2 0x00000080 513 #define HWCAP_SPARC_MUL32 0x00000100 514 #define HWCAP_SPARC_DIV32 0x00000200 515 #define HWCAP_SPARC_FSMULD 0x00000400 516 #define HWCAP_SPARC_V8PLUS 0x00000800 517 #define HWCAP_SPARC_POPC 0x00001000 518 #define HWCAP_SPARC_VIS 0x00002000 519 #define HWCAP_SPARC_VIS2 0x00004000 520 #define HWCAP_SPARC_ASI_BLK_INIT 0x00008000 521 #define HWCAP_SPARC_FMAF 0x00010000 522 #define HWCAP_SPARC_VIS3 0x00020000 523 #define HWCAP_SPARC_HPC 0x00040000 524 #define HWCAP_SPARC_RANDOM 0x00080000 525 #define HWCAP_SPARC_TRANS 0x00100000 526 #define HWCAP_SPARC_FJFMAU 0x00200000 527 #define HWCAP_SPARC_IMA 0x00400000 528 #define HWCAP_SPARC_ASI_CACHE_SPARING 0x00800000 529 #define HWCAP_SPARC_PAUSE 0x01000000 530 #define HWCAP_SPARC_CBCOND 0x02000000 531 #define HWCAP_SPARC_CRYPTO 0x04000000 532 533 /* Bits present in AT_HWCAP for s390. */ 534 535 #define HWCAP_S390_ESAN3 1 536 #define HWCAP_S390_ZARCH 2 537 #define HWCAP_S390_STFLE 4 538 #define HWCAP_S390_MSA 8 539 #define HWCAP_S390_LDISP 16 540 #define HWCAP_S390_EIMM 32 541 #define HWCAP_S390_DFP 64 542 #define HWCAP_S390_HPAGE 128 543 #define HWCAP_S390_ETF3EH 256 544 #define HWCAP_S390_HIGH_GPRS 512 545 #define HWCAP_S390_TE 1024 546 547 /* M68K specific definitions. */ 548 /* We use the top 24 bits to encode information about the 549 architecture variant. */ 550 #define EF_M68K_CPU32 0x00810000 551 #define EF_M68K_M68000 0x01000000 552 #define EF_M68K_CFV4E 0x00008000 553 #define EF_M68K_FIDO 0x02000000 554 #define EF_M68K_ARCH_MASK \ 555 (EF_M68K_M68000 | EF_M68K_CPU32 | EF_M68K_CFV4E | EF_M68K_FIDO) 556 557 /* We use the bottom 8 bits to encode information about the 558 coldfire variant. If we use any of these bits, the top 24 bits are 559 either 0 or EF_M68K_CFV4E. */ 560 #define EF_M68K_CF_ISA_MASK 0x0F /* Which ISA */ 561 #define EF_M68K_CF_ISA_A_NODIV 0x01 /* ISA A except for div */ 562 #define EF_M68K_CF_ISA_A 0x02 563 #define EF_M68K_CF_ISA_A_PLUS 0x03 564 #define EF_M68K_CF_ISA_B_NOUSP 0x04 /* ISA_B except for USP */ 565 #define EF_M68K_CF_ISA_B 0x05 566 #define EF_M68K_CF_ISA_C 0x06 567 #define EF_M68K_CF_ISA_C_NODIV 0x07 /* ISA C except for div */ 568 #define EF_M68K_CF_MAC_MASK 0x30 569 #define EF_M68K_CF_MAC 0x10 /* MAC */ 570 #define EF_M68K_CF_EMAC 0x20 /* EMAC */ 571 #define EF_M68K_CF_EMAC_B 0x30 /* EMAC_B */ 572 #define EF_M68K_CF_FLOAT 0x40 /* Has float insns */ 573 #define EF_M68K_CF_MASK 0xFF 574 575 /* 576 * 68k ELF relocation types 577 */ 578 #define R_68K_NONE 0 579 #define R_68K_32 1 580 #define R_68K_16 2 581 #define R_68K_8 3 582 #define R_68K_PC32 4 583 #define R_68K_PC16 5 584 #define R_68K_PC8 6 585 #define R_68K_GOT32 7 586 #define R_68K_GOT16 8 587 #define R_68K_GOT8 9 588 #define R_68K_GOT32O 10 589 #define R_68K_GOT16O 11 590 #define R_68K_GOT8O 12 591 #define R_68K_PLT32 13 592 #define R_68K_PLT16 14 593 #define R_68K_PLT8 15 594 #define R_68K_PLT32O 16 595 #define R_68K_PLT16O 17 596 #define R_68K_PLT8O 18 597 #define R_68K_COPY 19 598 #define R_68K_GLOB_DAT 20 599 #define R_68K_JMP_SLOT 21 600 #define R_68K_RELATIVE 22 601 602 /* 603 * Alpha ELF relocation types 604 */ 605 #define R_ALPHA_NONE 0 /* No reloc */ 606 #define R_ALPHA_REFLONG 1 /* Direct 32 bit */ 607 #define R_ALPHA_REFQUAD 2 /* Direct 64 bit */ 608 #define R_ALPHA_GPREL32 3 /* GP relative 32 bit */ 609 #define R_ALPHA_LITERAL 4 /* GP relative 16 bit w/optimization */ 610 #define R_ALPHA_LITUSE 5 /* Optimization hint for LITERAL */ 611 #define R_ALPHA_GPDISP 6 /* Add displacement to GP */ 612 #define R_ALPHA_BRADDR 7 /* PC+4 relative 23 bit shifted */ 613 #define R_ALPHA_HINT 8 /* PC+4 relative 16 bit shifted */ 614 #define R_ALPHA_SREL16 9 /* PC relative 16 bit */ 615 #define R_ALPHA_SREL32 10 /* PC relative 32 bit */ 616 #define R_ALPHA_SREL64 11 /* PC relative 64 bit */ 617 #define R_ALPHA_GPRELHIGH 17 /* GP relative 32 bit, high 16 bits */ 618 #define R_ALPHA_GPRELLOW 18 /* GP relative 32 bit, low 16 bits */ 619 #define R_ALPHA_GPREL16 19 /* GP relative 16 bit */ 620 #define R_ALPHA_COPY 24 /* Copy symbol at runtime */ 621 #define R_ALPHA_GLOB_DAT 25 /* Create GOT entry */ 622 #define R_ALPHA_JMP_SLOT 26 /* Create PLT entry */ 623 #define R_ALPHA_RELATIVE 27 /* Adjust by program base */ 624 #define R_ALPHA_BRSGP 28 625 #define R_ALPHA_TLSGD 29 626 #define R_ALPHA_TLS_LDM 30 627 #define R_ALPHA_DTPMOD64 31 628 #define R_ALPHA_GOTDTPREL 32 629 #define R_ALPHA_DTPREL64 33 630 #define R_ALPHA_DTPRELHI 34 631 #define R_ALPHA_DTPRELLO 35 632 #define R_ALPHA_DTPREL16 36 633 #define R_ALPHA_GOTTPREL 37 634 #define R_ALPHA_TPREL64 38 635 #define R_ALPHA_TPRELHI 39 636 #define R_ALPHA_TPRELLO 40 637 #define R_ALPHA_TPREL16 41 638 639 #define SHF_ALPHA_GPREL 0x10000000 640 641 642 /* PowerPC specific definitions. */ 643 644 /* Processor specific flags for the ELF header e_flags field. */ 645 #define EF_PPC64_ABI 0x3 646 647 /* PowerPC relocations defined by the ABIs */ 648 #define R_PPC_NONE 0 649 #define R_PPC_ADDR32 1 /* 32bit absolute address */ 650 #define R_PPC_ADDR24 2 /* 26bit address, 2 bits ignored. */ 651 #define R_PPC_ADDR16 3 /* 16bit absolute address */ 652 #define R_PPC_ADDR16_LO 4 /* lower 16bit of absolute address */ 653 #define R_PPC_ADDR16_HI 5 /* high 16bit of absolute address */ 654 #define R_PPC_ADDR16_HA 6 /* adjusted high 16bit */ 655 #define R_PPC_ADDR14 7 /* 16bit address, 2 bits ignored */ 656 #define R_PPC_ADDR14_BRTAKEN 8 657 #define R_PPC_ADDR14_BRNTAKEN 9 658 #define R_PPC_REL24 10 /* PC relative 26 bit */ 659 #define R_PPC_REL14 11 /* PC relative 16 bit */ 660 #define R_PPC_REL14_BRTAKEN 12 661 #define R_PPC_REL14_BRNTAKEN 13 662 #define R_PPC_GOT16 14 663 #define R_PPC_GOT16_LO 15 664 #define R_PPC_GOT16_HI 16 665 #define R_PPC_GOT16_HA 17 666 #define R_PPC_PLTREL24 18 667 #define R_PPC_COPY 19 668 #define R_PPC_GLOB_DAT 20 669 #define R_PPC_JMP_SLOT 21 670 #define R_PPC_RELATIVE 22 671 #define R_PPC_LOCAL24PC 23 672 #define R_PPC_UADDR32 24 673 #define R_PPC_UADDR16 25 674 #define R_PPC_REL32 26 675 #define R_PPC_PLT32 27 676 #define R_PPC_PLTREL32 28 677 #define R_PPC_PLT16_LO 29 678 #define R_PPC_PLT16_HI 30 679 #define R_PPC_PLT16_HA 31 680 #define R_PPC_SDAREL16 32 681 #define R_PPC_SECTOFF 33 682 #define R_PPC_SECTOFF_LO 34 683 #define R_PPC_SECTOFF_HI 35 684 #define R_PPC_SECTOFF_HA 36 685 /* Keep this the last entry. */ 686 #ifndef R_PPC_NUM 687 #define R_PPC_NUM 37 688 #endif 689 690 /* ARM specific declarations */ 691 692 /* Processor specific flags for the ELF header e_flags field. */ 693 #define EF_ARM_RELEXEC 0x01 694 #define EF_ARM_HASENTRY 0x02 695 #define EF_ARM_INTERWORK 0x04 696 #define EF_ARM_APCS_26 0x08 697 #define EF_ARM_APCS_FLOAT 0x10 698 #define EF_ARM_PIC 0x20 699 #define EF_ALIGN8 0x40 /* 8-bit structure alignment is in use */ 700 #define EF_NEW_ABI 0x80 701 #define EF_OLD_ABI 0x100 702 #define EF_ARM_SOFT_FLOAT 0x200 703 #define EF_ARM_VFP_FLOAT 0x400 704 #define EF_ARM_MAVERICK_FLOAT 0x800 705 706 /* Other constants defined in the ARM ELF spec. version B-01. */ 707 #define EF_ARM_SYMSARESORTED 0x04 /* NB conflicts with EF_INTERWORK */ 708 #define EF_ARM_DYNSYMSUSESEGIDX 0x08 /* NB conflicts with EF_APCS26 */ 709 #define EF_ARM_MAPSYMSFIRST 0x10 /* NB conflicts with EF_APCS_FLOAT */ 710 #define EF_ARM_EABIMASK 0xFF000000 711 712 /* Constants defined in AAELF. */ 713 #define EF_ARM_BE8 0x00800000 714 #define EF_ARM_LE8 0x00400000 715 716 #define EF_ARM_EABI_VERSION(flags) ((flags) & EF_ARM_EABIMASK) 717 #define EF_ARM_EABI_UNKNOWN 0x00000000 718 #define EF_ARM_EABI_VER1 0x01000000 719 #define EF_ARM_EABI_VER2 0x02000000 720 #define EF_ARM_EABI_VER3 0x03000000 721 #define EF_ARM_EABI_VER4 0x04000000 722 #define EF_ARM_EABI_VER5 0x05000000 723 724 /* Additional symbol types for Thumb */ 725 #define STT_ARM_TFUNC 0xd 726 727 /* ARM-specific values for sh_flags */ 728 #define SHF_ARM_ENTRYSECT 0x10000000 /* Section contains an entry point */ 729 #define SHF_ARM_COMDEF 0x80000000 /* Section may be multiply defined 730 in the input to a link step */ 731 732 /* ARM-specific program header flags */ 733 #define PF_ARM_SB 0x10000000 /* Segment contains the location 734 addressed by the static base */ 735 736 /* ARM relocs. */ 737 #define R_ARM_NONE 0 /* No reloc */ 738 #define R_ARM_PC24 1 /* PC relative 26 bit branch */ 739 #define R_ARM_ABS32 2 /* Direct 32 bit */ 740 #define R_ARM_REL32 3 /* PC relative 32 bit */ 741 #define R_ARM_PC13 4 742 #define R_ARM_ABS16 5 /* Direct 16 bit */ 743 #define R_ARM_ABS12 6 /* Direct 12 bit */ 744 #define R_ARM_THM_ABS5 7 745 #define R_ARM_ABS8 8 /* Direct 8 bit */ 746 #define R_ARM_SBREL32 9 747 #define R_ARM_THM_PC22 10 748 #define R_ARM_THM_PC8 11 749 #define R_ARM_AMP_VCALL9 12 750 #define R_ARM_SWI24 13 751 #define R_ARM_THM_SWI8 14 752 #define R_ARM_XPC25 15 753 #define R_ARM_THM_XPC22 16 754 #define R_ARM_COPY 20 /* Copy symbol at runtime */ 755 #define R_ARM_GLOB_DAT 21 /* Create GOT entry */ 756 #define R_ARM_JUMP_SLOT 22 /* Create PLT entry */ 757 #define R_ARM_RELATIVE 23 /* Adjust by program base */ 758 #define R_ARM_GOTOFF 24 /* 32 bit offset to GOT */ 759 #define R_ARM_GOTPC 25 /* 32 bit PC relative offset to GOT */ 760 #define R_ARM_GOT32 26 /* 32 bit GOT entry */ 761 #define R_ARM_PLT32 27 /* 32 bit PLT address */ 762 #define R_ARM_CALL 28 763 #define R_ARM_JUMP24 29 764 #define R_ARM_GNU_VTENTRY 100 765 #define R_ARM_GNU_VTINHERIT 101 766 #define R_ARM_THM_PC11 102 /* thumb unconditional branch */ 767 #define R_ARM_THM_PC9 103 /* thumb conditional branch */ 768 #define R_ARM_RXPC25 249 769 #define R_ARM_RSBREL32 250 770 #define R_ARM_THM_RPC22 251 771 #define R_ARM_RREL32 252 772 #define R_ARM_RABS22 253 773 #define R_ARM_RPC24 254 774 #define R_ARM_RBASE 255 775 /* Keep this the last entry. */ 776 #define R_ARM_NUM 256 777 778 /* ARM Aarch64 relocation types */ 779 #define R_AARCH64_NONE 256 /* also accepts R_ARM_NONE (0) */ 780 /* static data relocations */ 781 #define R_AARCH64_ABS64 257 782 #define R_AARCH64_ABS32 258 783 #define R_AARCH64_ABS16 259 784 #define R_AARCH64_PREL64 260 785 #define R_AARCH64_PREL32 261 786 #define R_AARCH64_PREL16 262 787 /* static aarch64 group relocations */ 788 /* group relocs to create unsigned data value or address inline */ 789 #define R_AARCH64_MOVW_UABS_G0 263 790 #define R_AARCH64_MOVW_UABS_G0_NC 264 791 #define R_AARCH64_MOVW_UABS_G1 265 792 #define R_AARCH64_MOVW_UABS_G1_NC 266 793 #define R_AARCH64_MOVW_UABS_G2 267 794 #define R_AARCH64_MOVW_UABS_G2_NC 268 795 #define R_AARCH64_MOVW_UABS_G3 269 796 /* group relocs to create signed data or offset value inline */ 797 #define R_AARCH64_MOVW_SABS_G0 270 798 #define R_AARCH64_MOVW_SABS_G1 271 799 #define R_AARCH64_MOVW_SABS_G2 272 800 /* relocs to generate 19, 21, and 33 bit PC-relative addresses */ 801 #define R_AARCH64_LD_PREL_LO19 273 802 #define R_AARCH64_ADR_PREL_LO21 274 803 #define R_AARCH64_ADR_PREL_PG_HI21 275 804 #define R_AARCH64_ADR_PREL_PG_HI21_NC 276 805 #define R_AARCH64_ADD_ABS_LO12_NC 277 806 #define R_AARCH64_LDST8_ABS_LO12_NC 278 807 #define R_AARCH64_LDST16_ABS_LO12_NC 284 808 #define R_AARCH64_LDST32_ABS_LO12_NC 285 809 #define R_AARCH64_LDST64_ABS_LO12_NC 286 810 #define R_AARCH64_LDST128_ABS_LO12_NC 299 811 /* relocs for control-flow - all offsets as multiple of 4 */ 812 #define R_AARCH64_TSTBR14 279 813 #define R_AARCH64_CONDBR19 280 814 #define R_AARCH64_JUMP26 282 815 #define R_AARCH64_CALL26 283 816 /* group relocs to create pc-relative offset inline */ 817 #define R_AARCH64_MOVW_PREL_G0 287 818 #define R_AARCH64_MOVW_PREL_G0_NC 288 819 #define R_AARCH64_MOVW_PREL_G1 289 820 #define R_AARCH64_MOVW_PREL_G1_NC 290 821 #define R_AARCH64_MOVW_PREL_G2 291 822 #define R_AARCH64_MOVW_PREL_G2_NC 292 823 #define R_AARCH64_MOVW_PREL_G3 293 824 /* group relocs to create a GOT-relative offset inline */ 825 #define R_AARCH64_MOVW_GOTOFF_G0 300 826 #define R_AARCH64_MOVW_GOTOFF_G0_NC 301 827 #define R_AARCH64_MOVW_GOTOFF_G1 302 828 #define R_AARCH64_MOVW_GOTOFF_G1_NC 303 829 #define R_AARCH64_MOVW_GOTOFF_G2 304 830 #define R_AARCH64_MOVW_GOTOFF_G2_NC 305 831 #define R_AARCH64_MOVW_GOTOFF_G3 306 832 /* GOT-relative data relocs */ 833 #define R_AARCH64_GOTREL64 307 834 #define R_AARCH64_GOTREL32 308 835 /* GOT-relative instr relocs */ 836 #define R_AARCH64_GOT_LD_PREL19 309 837 #define R_AARCH64_LD64_GOTOFF_LO15 310 838 #define R_AARCH64_ADR_GOT_PAGE 311 839 #define R_AARCH64_LD64_GOT_LO12_NC 312 840 #define R_AARCH64_LD64_GOTPAGE_LO15 313 841 /* General Dynamic TLS relocations */ 842 #define R_AARCH64_TLSGD_ADR_PREL21 512 843 #define R_AARCH64_TLSGD_ADR_PAGE21 513 844 #define R_AARCH64_TLSGD_ADD_LO12_NC 514 845 #define R_AARCH64_TLSGD_MOVW_G1 515 846 #define R_AARCH64_TLSGD_MOVW_G0_NC 516 847 /* Local Dynamic TLS relocations */ 848 #define R_AARCH64_TLSLD_ADR_PREL21 517 849 #define R_AARCH64_TLSLD_ADR_PAGE21 518 850 #define R_AARCH64_TLSLD_ADD_LO12_NC 519 851 #define R_AARCH64_TLSLD_MOVW_G1 520 852 #define R_AARCH64_TLSLD_MOVW_G0_NC 521 853 #define R_AARCH64_TLSLD_LD_PREL19 522 854 #define R_AARCH64_TLSLD_MOVW_DTPREL_G2 523 855 #define R_AARCH64_TLSLD_MOVW_DTPREL_G1 524 856 #define R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC 525 857 #define R_AARCH64_TLSLD_MOVW_DTPREL_G0 526 858 #define R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC 527 859 #define R_AARCH64_TLSLD_ADD_DTPREL_HI12 528 860 #define R_AARCH64_TLSLD_ADD_DTPREL_LO12 529 861 #define R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC 530 862 #define R_AARCH64_TLSLD_LDST8_DTPREL_LO12 531 863 #define R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC 532 864 #define R_AARCH64_TLSLD_LDST16_DTPREL_LO12 533 865 #define R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC 534 866 #define R_AARCH64_TLSLD_LDST32_DTPREL_LO12 535 867 #define R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC 536 868 #define R_AARCH64_TLSLD_LDST64_DTPREL_LO12 537 869 #define R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC 538 870 /* initial exec TLS relocations */ 871 #define R_AARCH64_TLSIE_MOVW_GOTTPREL_G1 539 872 #define R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC 540 873 #define R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21 541 874 #define R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC 542 875 #define R_AARCH64_TLSIE_LD_GOTTPREL_PREL19 543 876 /* local exec TLS relocations */ 877 #define R_AARCH64_TLSLE_MOVW_TPREL_G2 544 878 #define R_AARCH64_TLSLE_MOVW_TPREL_G1 545 879 #define R_AARCH64_TLSLE_MOVW_TPREL_G1_NC 546 880 #define R_AARCH64_TLSLE_MOVW_TPREL_G0 547 881 #define R_AARCH64_TLSLE_MOVW_TPREL_G0_NC 548 882 #define R_AARCH64_TLSLE_ADD_TPREL_HI12 549 883 #define R_AARCH64_TLSLE_ADD_TPREL_LO12 550 884 #define R_AARCH64_TLSLE_ADD_TPREL_LO12_NC 551 885 #define R_AARCH64_TLSLE_LDST8_TPREL_LO12 552 886 #define R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC 553 887 #define R_AARCH64_TLSLE_LDST16_TPREL_LO12 554 888 #define R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC 555 889 #define R_AARCH64_TLSLE_LDST32_TPREL_LO12 556 890 #define R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC 557 891 #define R_AARCH64_TLSLE_LDST64_TPREL_LO12 558 892 #define R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC 559 893 /* Dynamic Relocations */ 894 #define R_AARCH64_COPY 1024 895 #define R_AARCH64_GLOB_DAT 1025 896 #define R_AARCH64_JUMP_SLOT 1026 897 #define R_AARCH64_RELATIVE 1027 898 #define R_AARCH64_TLS_DTPREL64 1028 899 #define R_AARCH64_TLS_DTPMOD64 1029 900 #define R_AARCH64_TLS_TPREL64 1030 901 #define R_AARCH64_TLS_DTPREL32 1031 902 #define R_AARCH64_TLS_DTPMOD32 1032 903 #define R_AARCH64_TLS_TPREL32 1033 904 905 /* s390 relocations defined by the ABIs */ 906 #define R_390_NONE 0 /* No reloc. */ 907 #define R_390_8 1 /* Direct 8 bit. */ 908 #define R_390_12 2 /* Direct 12 bit. */ 909 #define R_390_16 3 /* Direct 16 bit. */ 910 #define R_390_32 4 /* Direct 32 bit. */ 911 #define R_390_PC32 5 /* PC relative 32 bit. */ 912 #define R_390_GOT12 6 /* 12 bit GOT offset. */ 913 #define R_390_GOT32 7 /* 32 bit GOT offset. */ 914 #define R_390_PLT32 8 /* 32 bit PC relative PLT address. */ 915 #define R_390_COPY 9 /* Copy symbol at runtime. */ 916 #define R_390_GLOB_DAT 10 /* Create GOT entry. */ 917 #define R_390_JMP_SLOT 11 /* Create PLT entry. */ 918 #define R_390_RELATIVE 12 /* Adjust by program base. */ 919 #define R_390_GOTOFF32 13 /* 32 bit offset to GOT. */ 920 #define R_390_GOTPC 14 /* 32 bit PC rel. offset to GOT. */ 921 #define R_390_GOT16 15 /* 16 bit GOT offset. */ 922 #define R_390_PC16 16 /* PC relative 16 bit. */ 923 #define R_390_PC16DBL 17 /* PC relative 16 bit shifted by 1. */ 924 #define R_390_PLT16DBL 18 /* 16 bit PC rel. PLT shifted by 1. */ 925 #define R_390_PC32DBL 19 /* PC relative 32 bit shifted by 1. */ 926 #define R_390_PLT32DBL 20 /* 32 bit PC rel. PLT shifted by 1. */ 927 #define R_390_GOTPCDBL 21 /* 32 bit PC rel. GOT shifted by 1. */ 928 #define R_390_64 22 /* Direct 64 bit. */ 929 #define R_390_PC64 23 /* PC relative 64 bit. */ 930 #define R_390_GOT64 24 /* 64 bit GOT offset. */ 931 #define R_390_PLT64 25 /* 64 bit PC relative PLT address. */ 932 #define R_390_GOTENT 26 /* 32 bit PC rel. to GOT entry >> 1. */ 933 #define R_390_GOTOFF16 27 /* 16 bit offset to GOT. */ 934 #define R_390_GOTOFF64 28 /* 64 bit offset to GOT. */ 935 #define R_390_GOTPLT12 29 /* 12 bit offset to jump slot. */ 936 #define R_390_GOTPLT16 30 /* 16 bit offset to jump slot. */ 937 #define R_390_GOTPLT32 31 /* 32 bit offset to jump slot. */ 938 #define R_390_GOTPLT64 32 /* 64 bit offset to jump slot. */ 939 #define R_390_GOTPLTENT 33 /* 32 bit rel. offset to jump slot. */ 940 #define R_390_PLTOFF16 34 /* 16 bit offset from GOT to PLT. */ 941 #define R_390_PLTOFF32 35 /* 32 bit offset from GOT to PLT. */ 942 #define R_390_PLTOFF64 36 /* 16 bit offset from GOT to PLT. */ 943 #define R_390_TLS_LOAD 37 /* Tag for load insn in TLS code. */ 944 #define R_390_TLS_GDCALL 38 /* Tag for function call in general 945 dynamic TLS code. */ 946 #define R_390_TLS_LDCALL 39 /* Tag for function call in local 947 dynamic TLS code. */ 948 #define R_390_TLS_GD32 40 /* Direct 32 bit for general dynamic 949 thread local data. */ 950 #define R_390_TLS_GD64 41 /* Direct 64 bit for general dynamic 951 thread local data. */ 952 #define R_390_TLS_GOTIE12 42 /* 12 bit GOT offset for static TLS 953 block offset. */ 954 #define R_390_TLS_GOTIE32 43 /* 32 bit GOT offset for static TLS 955 block offset. */ 956 #define R_390_TLS_GOTIE64 44 /* 64 bit GOT offset for static TLS 957 block offset. */ 958 #define R_390_TLS_LDM32 45 /* Direct 32 bit for local dynamic 959 thread local data in LD code. */ 960 #define R_390_TLS_LDM64 46 /* Direct 64 bit for local dynamic 961 thread local data in LD code. */ 962 #define R_390_TLS_IE32 47 /* 32 bit address of GOT entry for 963 negated static TLS block offset. */ 964 #define R_390_TLS_IE64 48 /* 64 bit address of GOT entry for 965 negated static TLS block offset. */ 966 #define R_390_TLS_IEENT 49 /* 32 bit rel. offset to GOT entry for 967 negated static TLS block offset. */ 968 #define R_390_TLS_LE32 50 /* 32 bit negated offset relative to 969 static TLS block. */ 970 #define R_390_TLS_LE64 51 /* 64 bit negated offset relative to 971 static TLS block. */ 972 #define R_390_TLS_LDO32 52 /* 32 bit offset relative to TLS 973 block. */ 974 #define R_390_TLS_LDO64 53 /* 64 bit offset relative to TLS 975 block. */ 976 #define R_390_TLS_DTPMOD 54 /* ID of module containing symbol. */ 977 #define R_390_TLS_DTPOFF 55 /* Offset in TLS block. */ 978 #define R_390_TLS_TPOFF 56 /* Negate offset in static TLS 979 block. */ 980 #define R_390_20 57 981 /* Keep this the last entry. */ 982 #define R_390_NUM 58 983 984 /* x86-64 relocation types */ 985 #define R_X86_64_NONE 0 /* No reloc */ 986 #define R_X86_64_64 1 /* Direct 64 bit */ 987 #define R_X86_64_PC32 2 /* PC relative 32 bit signed */ 988 #define R_X86_64_GOT32 3 /* 32 bit GOT entry */ 989 #define R_X86_64_PLT32 4 /* 32 bit PLT address */ 990 #define R_X86_64_COPY 5 /* Copy symbol at runtime */ 991 #define R_X86_64_GLOB_DAT 6 /* Create GOT entry */ 992 #define R_X86_64_JUMP_SLOT 7 /* Create PLT entry */ 993 #define R_X86_64_RELATIVE 8 /* Adjust by program base */ 994 #define R_X86_64_GOTPCREL 9 /* 32 bit signed pc relative 995 offset to GOT */ 996 #define R_X86_64_32 10 /* Direct 32 bit zero extended */ 997 #define R_X86_64_32S 11 /* Direct 32 bit sign extended */ 998 #define R_X86_64_16 12 /* Direct 16 bit zero extended */ 999 #define R_X86_64_PC16 13 /* 16 bit sign extended pc relative */ 1000 #define R_X86_64_8 14 /* Direct 8 bit sign extended */ 1001 #define R_X86_64_PC8 15 /* 8 bit sign extended pc relative */ 1002 1003 #define R_X86_64_NUM 16 1004 1005 /* Legal values for e_flags field of Elf64_Ehdr. */ 1006 1007 #define EF_ALPHA_32BIT 1 /* All addresses are below 2GB */ 1008 1009 /* HPPA specific definitions. */ 1010 1011 /* Legal values for e_flags field of Elf32_Ehdr. */ 1012 1013 #define EF_PARISC_TRAPNIL 0x00010000 /* Trap nil pointer dereference. */ 1014 #define EF_PARISC_EXT 0x00020000 /* Program uses arch. extensions. */ 1015 #define EF_PARISC_LSB 0x00040000 /* Program expects little endian. */ 1016 #define EF_PARISC_WIDE 0x00080000 /* Program expects wide mode. */ 1017 #define EF_PARISC_NO_KABP 0x00100000 /* No kernel assisted branch 1018 prediction. */ 1019 #define EF_PARISC_LAZYSWAP 0x00400000 /* Allow lazy swapping. */ 1020 #define EF_PARISC_ARCH 0x0000ffff /* Architecture version. */ 1021 1022 /* Defined values for `e_flags & EF_PARISC_ARCH' are: */ 1023 1024 #define EFA_PARISC_1_0 0x020b /* PA-RISC 1.0 big-endian. */ 1025 #define EFA_PARISC_1_1 0x0210 /* PA-RISC 1.1 big-endian. */ 1026 #define EFA_PARISC_2_0 0x0214 /* PA-RISC 2.0 big-endian. */ 1027 1028 /* Additional section indeces. */ 1029 1030 #define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tenatively declared 1031 symbols in ANSI C. */ 1032 #define SHN_PARISC_HUGE_COMMON 0xff01 /* Common blocks in huge model. */ 1033 1034 /* Legal values for sh_type field of Elf32_Shdr. */ 1035 1036 #define SHT_PARISC_EXT 0x70000000 /* Contains product specific ext. */ 1037 #define SHT_PARISC_UNWIND 0x70000001 /* Unwind information. */ 1038 #define SHT_PARISC_DOC 0x70000002 /* Debug info for optimized code. */ 1039 1040 /* Legal values for sh_flags field of Elf32_Shdr. */ 1041 1042 #define SHF_PARISC_SHORT 0x20000000 /* Section with short addressing. */ 1043 #define SHF_PARISC_HUGE 0x40000000 /* Section far from gp. */ 1044 #define SHF_PARISC_SBP 0x80000000 /* Static branch prediction code. */ 1045 1046 /* Legal values for ST_TYPE subfield of st_info (symbol type). */ 1047 1048 #define STT_PARISC_MILLICODE 13 /* Millicode function entry point. */ 1049 1050 #define STT_HP_OPAQUE (STT_LOOS + 0x1) 1051 #define STT_HP_STUB (STT_LOOS + 0x2) 1052 1053 /* HPPA relocs. */ 1054 1055 #define R_PARISC_NONE 0 /* No reloc. */ 1056 #define R_PARISC_DIR32 1 /* Direct 32-bit reference. */ 1057 #define R_PARISC_DIR21L 2 /* Left 21 bits of eff. address. */ 1058 #define R_PARISC_DIR17R 3 /* Right 17 bits of eff. address. */ 1059 #define R_PARISC_DIR17F 4 /* 17 bits of eff. address. */ 1060 #define R_PARISC_DIR14R 6 /* Right 14 bits of eff. address. */ 1061 #define R_PARISC_PCREL32 9 /* 32-bit rel. address. */ 1062 #define R_PARISC_PCREL21L 10 /* Left 21 bits of rel. address. */ 1063 #define R_PARISC_PCREL17R 11 /* Right 17 bits of rel. address. */ 1064 #define R_PARISC_PCREL17F 12 /* 17 bits of rel. address. */ 1065 #define R_PARISC_PCREL14R 14 /* Right 14 bits of rel. address. */ 1066 #define R_PARISC_DPREL21L 18 /* Left 21 bits of rel. address. */ 1067 #define R_PARISC_DPREL14R 22 /* Right 14 bits of rel. address. */ 1068 #define R_PARISC_GPREL21L 26 /* GP-relative, left 21 bits. */ 1069 #define R_PARISC_GPREL14R 30 /* GP-relative, right 14 bits. */ 1070 #define R_PARISC_LTOFF21L 34 /* LT-relative, left 21 bits. */ 1071 #define R_PARISC_LTOFF14R 38 /* LT-relative, right 14 bits. */ 1072 #define R_PARISC_SECREL32 41 /* 32 bits section rel. address. */ 1073 #define R_PARISC_SEGBASE 48 /* No relocation, set segment base. */ 1074 #define R_PARISC_SEGREL32 49 /* 32 bits segment rel. address. */ 1075 #define R_PARISC_PLTOFF21L 50 /* PLT rel. address, left 21 bits. */ 1076 #define R_PARISC_PLTOFF14R 54 /* PLT rel. address, right 14 bits. */ 1077 #define R_PARISC_LTOFF_FPTR32 57 /* 32 bits LT-rel. function pointer. */ 1078 #define R_PARISC_LTOFF_FPTR21L 58 /* LT-rel. fct ptr, left 21 bits. */ 1079 #define R_PARISC_LTOFF_FPTR14R 62 /* LT-rel. fct ptr, right 14 bits. */ 1080 #define R_PARISC_FPTR64 64 /* 64 bits function address. */ 1081 #define R_PARISC_PLABEL32 65 /* 32 bits function address. */ 1082 #define R_PARISC_PCREL64 72 /* 64 bits PC-rel. address. */ 1083 #define R_PARISC_PCREL22F 74 /* 22 bits PC-rel. address. */ 1084 #define R_PARISC_PCREL14WR 75 /* PC-rel. address, right 14 bits. */ 1085 #define R_PARISC_PCREL14DR 76 /* PC rel. address, right 14 bits. */ 1086 #define R_PARISC_PCREL16F 77 /* 16 bits PC-rel. address. */ 1087 #define R_PARISC_PCREL16WF 78 /* 16 bits PC-rel. address. */ 1088 #define R_PARISC_PCREL16DF 79 /* 16 bits PC-rel. address. */ 1089 #define R_PARISC_DIR64 80 /* 64 bits of eff. address. */ 1090 #define R_PARISC_DIR14WR 83 /* 14 bits of eff. address. */ 1091 #define R_PARISC_DIR14DR 84 /* 14 bits of eff. address. */ 1092 #define R_PARISC_DIR16F 85 /* 16 bits of eff. address. */ 1093 #define R_PARISC_DIR16WF 86 /* 16 bits of eff. address. */ 1094 #define R_PARISC_DIR16DF 87 /* 16 bits of eff. address. */ 1095 #define R_PARISC_GPREL64 88 /* 64 bits of GP-rel. address. */ 1096 #define R_PARISC_GPREL14WR 91 /* GP-rel. address, right 14 bits. */ 1097 #define R_PARISC_GPREL14DR 92 /* GP-rel. address, right 14 bits. */ 1098 #define R_PARISC_GPREL16F 93 /* 16 bits GP-rel. address. */ 1099 #define R_PARISC_GPREL16WF 94 /* 16 bits GP-rel. address. */ 1100 #define R_PARISC_GPREL16DF 95 /* 16 bits GP-rel. address. */ 1101 #define R_PARISC_LTOFF64 96 /* 64 bits LT-rel. address. */ 1102 #define R_PARISC_LTOFF14WR 99 /* LT-rel. address, right 14 bits. */ 1103 #define R_PARISC_LTOFF14DR 100 /* LT-rel. address, right 14 bits. */ 1104 #define R_PARISC_LTOFF16F 101 /* 16 bits LT-rel. address. */ 1105 #define R_PARISC_LTOFF16WF 102 /* 16 bits LT-rel. address. */ 1106 #define R_PARISC_LTOFF16DF 103 /* 16 bits LT-rel. address. */ 1107 #define R_PARISC_SECREL64 104 /* 64 bits section rel. address. */ 1108 #define R_PARISC_SEGREL64 112 /* 64 bits segment rel. address. */ 1109 #define R_PARISC_PLTOFF14WR 115 /* PLT-rel. address, right 14 bits. */ 1110 #define R_PARISC_PLTOFF14DR 116 /* PLT-rel. address, right 14 bits. */ 1111 #define R_PARISC_PLTOFF16F 117 /* 16 bits LT-rel. address. */ 1112 #define R_PARISC_PLTOFF16WF 118 /* 16 bits PLT-rel. address. */ 1113 #define R_PARISC_PLTOFF16DF 119 /* 16 bits PLT-rel. address. */ 1114 #define R_PARISC_LTOFF_FPTR64 120 /* 64 bits LT-rel. function ptr. */ 1115 #define R_PARISC_LTOFF_FPTR14WR 123 /* LT-rel. fct. ptr., right 14 bits. */ 1116 #define R_PARISC_LTOFF_FPTR14DR 124 /* LT-rel. fct. ptr., right 14 bits. */ 1117 #define R_PARISC_LTOFF_FPTR16F 125 /* 16 bits LT-rel. function ptr. */ 1118 #define R_PARISC_LTOFF_FPTR16WF 126 /* 16 bits LT-rel. function ptr. */ 1119 #define R_PARISC_LTOFF_FPTR16DF 127 /* 16 bits LT-rel. function ptr. */ 1120 #define R_PARISC_LORESERVE 128 1121 #define R_PARISC_COPY 128 /* Copy relocation. */ 1122 #define R_PARISC_IPLT 129 /* Dynamic reloc, imported PLT */ 1123 #define R_PARISC_EPLT 130 /* Dynamic reloc, exported PLT */ 1124 #define R_PARISC_TPREL32 153 /* 32 bits TP-rel. address. */ 1125 #define R_PARISC_TPREL21L 154 /* TP-rel. address, left 21 bits. */ 1126 #define R_PARISC_TPREL14R 158 /* TP-rel. address, right 14 bits. */ 1127 #define R_PARISC_LTOFF_TP21L 162 /* LT-TP-rel. address, left 21 bits. */ 1128 #define R_PARISC_LTOFF_TP14R 166 /* LT-TP-rel. address, right 14 bits.*/ 1129 #define R_PARISC_LTOFF_TP14F 167 /* 14 bits LT-TP-rel. address. */ 1130 #define R_PARISC_TPREL64 216 /* 64 bits TP-rel. address. */ 1131 #define R_PARISC_TPREL14WR 219 /* TP-rel. address, right 14 bits. */ 1132 #define R_PARISC_TPREL14DR 220 /* TP-rel. address, right 14 bits. */ 1133 #define R_PARISC_TPREL16F 221 /* 16 bits TP-rel. address. */ 1134 #define R_PARISC_TPREL16WF 222 /* 16 bits TP-rel. address. */ 1135 #define R_PARISC_TPREL16DF 223 /* 16 bits TP-rel. address. */ 1136 #define R_PARISC_LTOFF_TP64 224 /* 64 bits LT-TP-rel. address. */ 1137 #define R_PARISC_LTOFF_TP14WR 227 /* LT-TP-rel. address, right 14 bits.*/ 1138 #define R_PARISC_LTOFF_TP14DR 228 /* LT-TP-rel. address, right 14 bits.*/ 1139 #define R_PARISC_LTOFF_TP16F 229 /* 16 bits LT-TP-rel. address. */ 1140 #define R_PARISC_LTOFF_TP16WF 230 /* 16 bits LT-TP-rel. address. */ 1141 #define R_PARISC_LTOFF_TP16DF 231 /* 16 bits LT-TP-rel. address. */ 1142 #define R_PARISC_HIRESERVE 255 1143 1144 /* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr. */ 1145 1146 #define PT_HP_TLS (PT_LOOS + 0x0) 1147 #define PT_HP_CORE_NONE (PT_LOOS + 0x1) 1148 #define PT_HP_CORE_VERSION (PT_LOOS + 0x2) 1149 #define PT_HP_CORE_KERNEL (PT_LOOS + 0x3) 1150 #define PT_HP_CORE_COMM (PT_LOOS + 0x4) 1151 #define PT_HP_CORE_PROC (PT_LOOS + 0x5) 1152 #define PT_HP_CORE_LOADABLE (PT_LOOS + 0x6) 1153 #define PT_HP_CORE_STACK (PT_LOOS + 0x7) 1154 #define PT_HP_CORE_SHM (PT_LOOS + 0x8) 1155 #define PT_HP_CORE_MMF (PT_LOOS + 0x9) 1156 #define PT_HP_PARALLEL (PT_LOOS + 0x10) 1157 #define PT_HP_FASTBIND (PT_LOOS + 0x11) 1158 #define PT_HP_OPT_ANNOT (PT_LOOS + 0x12) 1159 #define PT_HP_HSL_ANNOT (PT_LOOS + 0x13) 1160 #define PT_HP_STACK (PT_LOOS + 0x14) 1161 1162 #define PT_PARISC_ARCHEXT 0x70000000 1163 #define PT_PARISC_UNWIND 0x70000001 1164 1165 /* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr. */ 1166 1167 #define PF_PARISC_SBP 0x08000000 1168 1169 #define PF_HP_PAGE_SIZE 0x00100000 1170 #define PF_HP_FAR_SHARED 0x00200000 1171 #define PF_HP_NEAR_SHARED 0x00400000 1172 #define PF_HP_CODE 0x01000000 1173 #define PF_HP_MODIFY 0x02000000 1174 #define PF_HP_LAZYSWAP 0x04000000 1175 #define PF_HP_SBP 0x08000000 1176 1177 /* IA-64 specific declarations. */ 1178 1179 /* Processor specific flags for the Ehdr e_flags field. */ 1180 #define EF_IA_64_MASKOS 0x0000000f /* os-specific flags */ 1181 #define EF_IA_64_ABI64 0x00000010 /* 64-bit ABI */ 1182 #define EF_IA_64_ARCH 0xff000000 /* arch. version mask */ 1183 1184 /* Processor specific values for the Phdr p_type field. */ 1185 #define PT_IA_64_ARCHEXT (PT_LOPROC + 0) /* arch extension bits */ 1186 #define PT_IA_64_UNWIND (PT_LOPROC + 1) /* ia64 unwind bits */ 1187 1188 /* Processor specific flags for the Phdr p_flags field. */ 1189 #define PF_IA_64_NORECOV 0x80000000 /* spec insns w/o recovery */ 1190 1191 /* Processor specific values for the Shdr sh_type field. */ 1192 #define SHT_IA_64_EXT (SHT_LOPROC + 0) /* extension bits */ 1193 #define SHT_IA_64_UNWIND (SHT_LOPROC + 1) /* unwind bits */ 1194 1195 /* Processor specific flags for the Shdr sh_flags field. */ 1196 #define SHF_IA_64_SHORT 0x10000000 /* section near gp */ 1197 #define SHF_IA_64_NORECOV 0x20000000 /* spec insns w/o recovery */ 1198 1199 /* Processor specific values for the Dyn d_tag field. */ 1200 #define DT_IA_64_PLT_RESERVE (DT_LOPROC + 0) 1201 #define DT_IA_64_NUM 1 1202 1203 /* IA-64 relocations. */ 1204 #define R_IA64_NONE 0x00 /* none */ 1205 #define R_IA64_IMM14 0x21 /* symbol + addend, add imm14 */ 1206 #define R_IA64_IMM22 0x22 /* symbol + addend, add imm22 */ 1207 #define R_IA64_IMM64 0x23 /* symbol + addend, mov imm64 */ 1208 #define R_IA64_DIR32MSB 0x24 /* symbol + addend, data4 MSB */ 1209 #define R_IA64_DIR32LSB 0x25 /* symbol + addend, data4 LSB */ 1210 #define R_IA64_DIR64MSB 0x26 /* symbol + addend, data8 MSB */ 1211 #define R_IA64_DIR64LSB 0x27 /* symbol + addend, data8 LSB */ 1212 #define R_IA64_GPREL22 0x2a /* @gprel(sym + add), add imm22 */ 1213 #define R_IA64_GPREL64I 0x2b /* @gprel(sym + add), mov imm64 */ 1214 #define R_IA64_GPREL32MSB 0x2c /* @gprel(sym + add), data4 MSB */ 1215 #define R_IA64_GPREL32LSB 0x2d /* @gprel(sym + add), data4 LSB */ 1216 #define R_IA64_GPREL64MSB 0x2e /* @gprel(sym + add), data8 MSB */ 1217 #define R_IA64_GPREL64LSB 0x2f /* @gprel(sym + add), data8 LSB */ 1218 #define R_IA64_LTOFF22 0x32 /* @ltoff(sym + add), add imm22 */ 1219 #define R_IA64_LTOFF64I 0x33 /* @ltoff(sym + add), mov imm64 */ 1220 #define R_IA64_PLTOFF22 0x3a /* @pltoff(sym + add), add imm22 */ 1221 #define R_IA64_PLTOFF64I 0x3b /* @pltoff(sym + add), mov imm64 */ 1222 #define R_IA64_PLTOFF64MSB 0x3e /* @pltoff(sym + add), data8 MSB */ 1223 #define R_IA64_PLTOFF64LSB 0x3f /* @pltoff(sym + add), data8 LSB */ 1224 #define R_IA64_FPTR64I 0x43 /* @fptr(sym + add), mov imm64 */ 1225 #define R_IA64_FPTR32MSB 0x44 /* @fptr(sym + add), data4 MSB */ 1226 #define R_IA64_FPTR32LSB 0x45 /* @fptr(sym + add), data4 LSB */ 1227 #define R_IA64_FPTR64MSB 0x46 /* @fptr(sym + add), data8 MSB */ 1228 #define R_IA64_FPTR64LSB 0x47 /* @fptr(sym + add), data8 LSB */ 1229 #define R_IA64_PCREL60B 0x48 /* @pcrel(sym + add), brl */ 1230 #define R_IA64_PCREL21B 0x49 /* @pcrel(sym + add), ptb, call */ 1231 #define R_IA64_PCREL21M 0x4a /* @pcrel(sym + add), chk.s */ 1232 #define R_IA64_PCREL21F 0x4b /* @pcrel(sym + add), fchkf */ 1233 #define R_IA64_PCREL32MSB 0x4c /* @pcrel(sym + add), data4 MSB */ 1234 #define R_IA64_PCREL32LSB 0x4d /* @pcrel(sym + add), data4 LSB */ 1235 #define R_IA64_PCREL64MSB 0x4e /* @pcrel(sym + add), data8 MSB */ 1236 #define R_IA64_PCREL64LSB 0x4f /* @pcrel(sym + add), data8 LSB */ 1237 #define R_IA64_LTOFF_FPTR22 0x52 /* @ltoff(@fptr(s+a)), imm22 */ 1238 #define R_IA64_LTOFF_FPTR64I 0x53 /* @ltoff(@fptr(s+a)), imm64 */ 1239 #define R_IA64_LTOFF_FPTR32MSB 0x54 /* @ltoff(@fptr(s+a)), data4 MSB */ 1240 #define R_IA64_LTOFF_FPTR32LSB 0x55 /* @ltoff(@fptr(s+a)), data4 LSB */ 1241 #define R_IA64_LTOFF_FPTR64MSB 0x56 /* @ltoff(@fptr(s+a)), data8 MSB */ 1242 #define R_IA64_LTOFF_FPTR64LSB 0x57 /* @ltoff(@fptr(s+a)), data8 LSB */ 1243 #define R_IA64_SEGREL32MSB 0x5c /* @segrel(sym + add), data4 MSB */ 1244 #define R_IA64_SEGREL32LSB 0x5d /* @segrel(sym + add), data4 LSB */ 1245 #define R_IA64_SEGREL64MSB 0x5e /* @segrel(sym + add), data8 MSB */ 1246 #define R_IA64_SEGREL64LSB 0x5f /* @segrel(sym + add), data8 LSB */ 1247 #define R_IA64_SECREL32MSB 0x64 /* @secrel(sym + add), data4 MSB */ 1248 #define R_IA64_SECREL32LSB 0x65 /* @secrel(sym + add), data4 LSB */ 1249 #define R_IA64_SECREL64MSB 0x66 /* @secrel(sym + add), data8 MSB */ 1250 #define R_IA64_SECREL64LSB 0x67 /* @secrel(sym + add), data8 LSB */ 1251 #define R_IA64_REL32MSB 0x6c /* data 4 + REL */ 1252 #define R_IA64_REL32LSB 0x6d /* data 4 + REL */ 1253 #define R_IA64_REL64MSB 0x6e /* data 8 + REL */ 1254 #define R_IA64_REL64LSB 0x6f /* data 8 + REL */ 1255 #define R_IA64_LTV32MSB 0x74 /* symbol + addend, data4 MSB */ 1256 #define R_IA64_LTV32LSB 0x75 /* symbol + addend, data4 LSB */ 1257 #define R_IA64_LTV64MSB 0x76 /* symbol + addend, data8 MSB */ 1258 #define R_IA64_LTV64LSB 0x77 /* symbol + addend, data8 LSB */ 1259 #define R_IA64_PCREL21BI 0x79 /* @pcrel(sym + add), 21bit inst */ 1260 #define R_IA64_PCREL22 0x7a /* @pcrel(sym + add), 22bit inst */ 1261 #define R_IA64_PCREL64I 0x7b /* @pcrel(sym + add), 64bit inst */ 1262 #define R_IA64_IPLTMSB 0x80 /* dynamic reloc, imported PLT, MSB */ 1263 #define R_IA64_IPLTLSB 0x81 /* dynamic reloc, imported PLT, LSB */ 1264 #define R_IA64_COPY 0x84 /* copy relocation */ 1265 #define R_IA64_SUB 0x85 /* Addend and symbol difference */ 1266 #define R_IA64_LTOFF22X 0x86 /* LTOFF22, relaxable. */ 1267 #define R_IA64_LDXMOV 0x87 /* Use of LTOFF22X. */ 1268 #define R_IA64_TPREL14 0x91 /* @tprel(sym + add), imm14 */ 1269 #define R_IA64_TPREL22 0x92 /* @tprel(sym + add), imm22 */ 1270 #define R_IA64_TPREL64I 0x93 /* @tprel(sym + add), imm64 */ 1271 #define R_IA64_TPREL64MSB 0x96 /* @tprel(sym + add), data8 MSB */ 1272 #define R_IA64_TPREL64LSB 0x97 /* @tprel(sym + add), data8 LSB */ 1273 #define R_IA64_LTOFF_TPREL22 0x9a /* @ltoff(@tprel(s+a)), imm2 */ 1274 #define R_IA64_DTPMOD64MSB 0xa6 /* @dtpmod(sym + add), data8 MSB */ 1275 #define R_IA64_DTPMOD64LSB 0xa7 /* @dtpmod(sym + add), data8 LSB */ 1276 #define R_IA64_LTOFF_DTPMOD22 0xaa /* @ltoff(@dtpmod(sym + add)), imm22 */ 1277 #define R_IA64_DTPREL14 0xb1 /* @dtprel(sym + add), imm14 */ 1278 #define R_IA64_DTPREL22 0xb2 /* @dtprel(sym + add), imm22 */ 1279 #define R_IA64_DTPREL64I 0xb3 /* @dtprel(sym + add), imm64 */ 1280 #define R_IA64_DTPREL32MSB 0xb4 /* @dtprel(sym + add), data4 MSB */ 1281 #define R_IA64_DTPREL32LSB 0xb5 /* @dtprel(sym + add), data4 LSB */ 1282 #define R_IA64_DTPREL64MSB 0xb6 /* @dtprel(sym + add), data8 MSB */ 1283 #define R_IA64_DTPREL64LSB 0xb7 /* @dtprel(sym + add), data8 LSB */ 1284 #define R_IA64_LTOFF_DTPREL22 0xba /* @ltoff(@dtprel(s+a)), imm22 */ 1285 1286 typedef struct elf32_rel { 1287 Elf32_Addr r_offset; 1288 Elf32_Word r_info; 1289 } Elf32_Rel; 1290 1291 typedef struct elf64_rel { 1292 Elf64_Addr r_offset; /* Location at which to apply the action */ 1293 Elf64_Xword r_info; /* index and type of relocation */ 1294 } Elf64_Rel; 1295 1296 typedef struct elf32_rela{ 1297 Elf32_Addr r_offset; 1298 Elf32_Word r_info; 1299 Elf32_Sword r_addend; 1300 } Elf32_Rela; 1301 1302 typedef struct elf64_rela { 1303 Elf64_Addr r_offset; /* Location at which to apply the action */ 1304 Elf64_Xword r_info; /* index and type of relocation */ 1305 Elf64_Sxword r_addend; /* Constant addend used to compute value */ 1306 } Elf64_Rela; 1307 1308 typedef struct elf32_sym{ 1309 Elf32_Word st_name; 1310 Elf32_Addr st_value; 1311 Elf32_Word st_size; 1312 unsigned char st_info; 1313 unsigned char st_other; 1314 Elf32_Half st_shndx; 1315 } Elf32_Sym; 1316 1317 typedef struct elf64_sym { 1318 Elf64_Word st_name; /* Symbol name, index in string tbl */ 1319 unsigned char st_info; /* Type and binding attributes */ 1320 unsigned char st_other; /* No defined meaning, 0 */ 1321 Elf64_Half st_shndx; /* Associated section index */ 1322 Elf64_Addr st_value; /* Value of the symbol */ 1323 Elf64_Xword st_size; /* Associated symbol size */ 1324 } Elf64_Sym; 1325 1326 1327 #define EI_NIDENT 16 1328 1329 /* Special value for e_phnum. This indicates that the real number of 1330 program headers is too large to fit into e_phnum. Instead the real 1331 value is in the field sh_info of section 0. */ 1332 #define PN_XNUM 0xffff 1333 1334 typedef struct elf32_hdr{ 1335 unsigned char e_ident[EI_NIDENT]; 1336 Elf32_Half e_type; 1337 Elf32_Half e_machine; 1338 Elf32_Word e_version; 1339 Elf32_Addr e_entry; /* Entry point */ 1340 Elf32_Off e_phoff; 1341 Elf32_Off e_shoff; 1342 Elf32_Word e_flags; 1343 Elf32_Half e_ehsize; 1344 Elf32_Half e_phentsize; 1345 Elf32_Half e_phnum; 1346 Elf32_Half e_shentsize; 1347 Elf32_Half e_shnum; 1348 Elf32_Half e_shstrndx; 1349 } Elf32_Ehdr; 1350 1351 typedef struct elf64_hdr { 1352 unsigned char e_ident[16]; /* ELF "magic number" */ 1353 Elf64_Half e_type; 1354 Elf64_Half e_machine; 1355 Elf64_Word e_version; 1356 Elf64_Addr e_entry; /* Entry point virtual address */ 1357 Elf64_Off e_phoff; /* Program header table file offset */ 1358 Elf64_Off e_shoff; /* Section header table file offset */ 1359 Elf64_Word e_flags; 1360 Elf64_Half e_ehsize; 1361 Elf64_Half e_phentsize; 1362 Elf64_Half e_phnum; 1363 Elf64_Half e_shentsize; 1364 Elf64_Half e_shnum; 1365 Elf64_Half e_shstrndx; 1366 } Elf64_Ehdr; 1367 1368 /* These constants define the permissions on sections in the program 1369 header, p_flags. */ 1370 #define PF_R 0x4 1371 #define PF_W 0x2 1372 #define PF_X 0x1 1373 1374 typedef struct elf32_phdr{ 1375 Elf32_Word p_type; 1376 Elf32_Off p_offset; 1377 Elf32_Addr p_vaddr; 1378 Elf32_Addr p_paddr; 1379 Elf32_Word p_filesz; 1380 Elf32_Word p_memsz; 1381 Elf32_Word p_flags; 1382 Elf32_Word p_align; 1383 } Elf32_Phdr; 1384 1385 typedef struct elf64_phdr { 1386 Elf64_Word p_type; 1387 Elf64_Word p_flags; 1388 Elf64_Off p_offset; /* Segment file offset */ 1389 Elf64_Addr p_vaddr; /* Segment virtual address */ 1390 Elf64_Addr p_paddr; /* Segment physical address */ 1391 Elf64_Xword p_filesz; /* Segment size in file */ 1392 Elf64_Xword p_memsz; /* Segment size in memory */ 1393 Elf64_Xword p_align; /* Segment alignment, file & memory */ 1394 } Elf64_Phdr; 1395 1396 /* sh_type */ 1397 #define SHT_NULL 0 1398 #define SHT_PROGBITS 1 1399 #define SHT_SYMTAB 2 1400 #define SHT_STRTAB 3 1401 #define SHT_RELA 4 1402 #define SHT_HASH 5 1403 #define SHT_DYNAMIC 6 1404 #define SHT_NOTE 7 1405 #define SHT_NOBITS 8 1406 #define SHT_REL 9 1407 #define SHT_SHLIB 10 1408 #define SHT_DYNSYM 11 1409 #define SHT_NUM 12 1410 #define SHT_LOPROC 0x70000000 1411 #define SHT_HIPROC 0x7fffffff 1412 #define SHT_LOUSER 0x80000000 1413 #define SHT_HIUSER 0xffffffff 1414 #define SHT_MIPS_LIST 0x70000000 1415 #define SHT_MIPS_CONFLICT 0x70000002 1416 #define SHT_MIPS_GPTAB 0x70000003 1417 #define SHT_MIPS_UCODE 0x70000004 1418 1419 /* sh_flags */ 1420 #define SHF_WRITE 0x1 1421 #define SHF_ALLOC 0x2 1422 #define SHF_EXECINSTR 0x4 1423 #define SHF_MASKPROC 0xf0000000 1424 #define SHF_MIPS_GPREL 0x10000000 1425 1426 /* special section indexes */ 1427 #define SHN_UNDEF 0 1428 #define SHN_LORESERVE 0xff00 1429 #define SHN_LOPROC 0xff00 1430 #define SHN_HIPROC 0xff1f 1431 #define SHN_ABS 0xfff1 1432 #define SHN_COMMON 0xfff2 1433 #define SHN_HIRESERVE 0xffff 1434 #define SHN_MIPS_ACCOMON 0xff00 1435 1436 typedef struct elf32_shdr { 1437 Elf32_Word sh_name; 1438 Elf32_Word sh_type; 1439 Elf32_Word sh_flags; 1440 Elf32_Addr sh_addr; 1441 Elf32_Off sh_offset; 1442 Elf32_Word sh_size; 1443 Elf32_Word sh_link; 1444 Elf32_Word sh_info; 1445 Elf32_Word sh_addralign; 1446 Elf32_Word sh_entsize; 1447 } Elf32_Shdr; 1448 1449 typedef struct elf64_shdr { 1450 Elf64_Word sh_name; /* Section name, index in string tbl */ 1451 Elf64_Word sh_type; /* Type of section */ 1452 Elf64_Xword sh_flags; /* Miscellaneous section attributes */ 1453 Elf64_Addr sh_addr; /* Section virtual addr at execution */ 1454 Elf64_Off sh_offset; /* Section file offset */ 1455 Elf64_Xword sh_size; /* Size of section in bytes */ 1456 Elf64_Word sh_link; /* Index of another section */ 1457 Elf64_Word sh_info; /* Additional section information */ 1458 Elf64_Xword sh_addralign; /* Section alignment */ 1459 Elf64_Xword sh_entsize; /* Entry size if section holds table */ 1460 } Elf64_Shdr; 1461 1462 #define EI_MAG0 0 /* e_ident[] indexes */ 1463 #define EI_MAG1 1 1464 #define EI_MAG2 2 1465 #define EI_MAG3 3 1466 #define EI_CLASS 4 1467 #define EI_DATA 5 1468 #define EI_VERSION 6 1469 #define EI_OSABI 7 1470 #define EI_PAD 8 1471 1472 #define ELFOSABI_NONE 0 /* UNIX System V ABI */ 1473 #define ELFOSABI_SYSV 0 /* Alias. */ 1474 #define ELFOSABI_HPUX 1 /* HP-UX */ 1475 #define ELFOSABI_NETBSD 2 /* NetBSD. */ 1476 #define ELFOSABI_LINUX 3 /* Linux. */ 1477 #define ELFOSABI_SOLARIS 6 /* Sun Solaris. */ 1478 #define ELFOSABI_AIX 7 /* IBM AIX. */ 1479 #define ELFOSABI_IRIX 8 /* SGI Irix. */ 1480 #define ELFOSABI_FREEBSD 9 /* FreeBSD. */ 1481 #define ELFOSABI_TRU64 10 /* Compaq TRU64 UNIX. */ 1482 #define ELFOSABI_MODESTO 11 /* Novell Modesto. */ 1483 #define ELFOSABI_OPENBSD 12 /* OpenBSD. */ 1484 #define ELFOSABI_ARM 97 /* ARM */ 1485 #define ELFOSABI_STANDALONE 255 /* Standalone (embedded) application */ 1486 1487 #define ELFMAG0 0x7f /* EI_MAG */ 1488 #define ELFMAG1 'E' 1489 #define ELFMAG2 'L' 1490 #define ELFMAG3 'F' 1491 #define ELFMAG "\177ELF" 1492 #define SELFMAG 4 1493 1494 #define ELFCLASSNONE 0 /* EI_CLASS */ 1495 #define ELFCLASS32 1 1496 #define ELFCLASS64 2 1497 #define ELFCLASSNUM 3 1498 1499 #define ELFDATANONE 0 /* e_ident[EI_DATA] */ 1500 #define ELFDATA2LSB 1 1501 #define ELFDATA2MSB 2 1502 1503 #define EV_NONE 0 /* e_version, EI_VERSION */ 1504 #define EV_CURRENT 1 1505 #define EV_NUM 2 1506 1507 /* Notes used in ET_CORE */ 1508 #define NT_PRSTATUS 1 1509 #define NT_FPREGSET 2 1510 #define NT_PRFPREG 2 1511 #define NT_PRPSINFO 3 1512 #define NT_TASKSTRUCT 4 1513 #define NT_AUXV 6 1514 #define NT_PRXFPREG 0x46e62b7f /* copied from gdb5.1/include/elf/common.h */ 1515 #define NT_S390_GS_CB 0x30b /* s390 guarded storage registers */ 1516 #define NT_S390_VXRS_HIGH 0x30a /* s390 vector registers 16-31 */ 1517 #define NT_S390_VXRS_LOW 0x309 /* s390 vector registers 0-15 (lower half) */ 1518 #define NT_S390_PREFIX 0x305 /* s390 prefix register */ 1519 #define NT_S390_CTRS 0x304 /* s390 control registers */ 1520 #define NT_S390_TODPREG 0x303 /* s390 TOD programmable register */ 1521 #define NT_S390_TODCMP 0x302 /* s390 TOD clock comparator register */ 1522 #define NT_S390_TIMER 0x301 /* s390 timer register */ 1523 #define NT_PPC_VMX 0x100 /* PowerPC Altivec/VMX registers */ 1524 #define NT_PPC_SPE 0x101 /* PowerPC SPE/EVR registers */ 1525 #define NT_PPC_VSX 0x102 /* PowerPC VSX registers */ 1526 #define NT_ARM_VFP 0x400 /* ARM VFP/NEON registers */ 1527 #define NT_ARM_TLS 0x401 /* ARM TLS register */ 1528 #define NT_ARM_HW_BREAK 0x402 /* ARM hardware breakpoint registers */ 1529 #define NT_ARM_HW_WATCH 0x403 /* ARM hardware watchpoint registers */ 1530 #define NT_ARM_SYSTEM_CALL 0x404 /* ARM system call number */ 1531 1532 1533 /* Note header in a PT_NOTE section */ 1534 typedef struct elf32_note { 1535 Elf32_Word n_namesz; /* Name size */ 1536 Elf32_Word n_descsz; /* Content size */ 1537 Elf32_Word n_type; /* Content type */ 1538 } Elf32_Nhdr; 1539 1540 /* Note header in a PT_NOTE section */ 1541 typedef struct elf64_note { 1542 Elf64_Word n_namesz; /* Name size */ 1543 Elf64_Word n_descsz; /* Content size */ 1544 Elf64_Word n_type; /* Content type */ 1545 } Elf64_Nhdr; 1546 1547 1548 /* This data structure represents a PT_LOAD segment. */ 1549 struct elf32_fdpic_loadseg { 1550 /* Core address to which the segment is mapped. */ 1551 Elf32_Addr addr; 1552 /* VMA recorded in the program header. */ 1553 Elf32_Addr p_vaddr; 1554 /* Size of this segment in memory. */ 1555 Elf32_Word p_memsz; 1556 }; 1557 struct elf32_fdpic_loadmap { 1558 /* Protocol version number, must be zero. */ 1559 Elf32_Half version; 1560 /* Number of segments in this map. */ 1561 Elf32_Half nsegs; 1562 /* The actual memory map. */ 1563 struct elf32_fdpic_loadseg segs[/*nsegs*/]; 1564 }; 1565 1566 #ifdef ELF_CLASS 1567 #if ELF_CLASS == ELFCLASS32 1568 1569 #define elfhdr elf32_hdr 1570 #define elf_phdr elf32_phdr 1571 #define elf_note elf32_note 1572 #define elf_shdr elf32_shdr 1573 #define elf_sym elf32_sym 1574 #define elf_addr_t Elf32_Off 1575 #define elf_rela elf32_rela 1576 1577 #ifdef ELF_USES_RELOCA 1578 # define ELF_RELOC Elf32_Rela 1579 #else 1580 # define ELF_RELOC Elf32_Rel 1581 #endif 1582 1583 #else 1584 1585 #define elfhdr elf64_hdr 1586 #define elf_phdr elf64_phdr 1587 #define elf_note elf64_note 1588 #define elf_shdr elf64_shdr 1589 #define elf_sym elf64_sym 1590 #define elf_addr_t Elf64_Off 1591 #define elf_rela elf64_rela 1592 1593 #ifdef ELF_USES_RELOCA 1594 # define ELF_RELOC Elf64_Rela 1595 #else 1596 # define ELF_RELOC Elf64_Rel 1597 #endif 1598 1599 #endif /* ELF_CLASS */ 1600 1601 #ifndef ElfW 1602 # if ELF_CLASS == ELFCLASS32 1603 # define ElfW(x) Elf32_ ## x 1604 # define ELFW(x) ELF32_ ## x 1605 # else 1606 # define ElfW(x) Elf64_ ## x 1607 # define ELFW(x) ELF64_ ## x 1608 # endif 1609 #endif 1610 1611 #endif /* ELF_CLASS */ 1612 1613 1614 #endif /* QEMU_ELF_H */ 1615