1 /* 2 * USB xHCI controller emulation 3 * 4 * Copyright (c) 2011 Securiforest 5 * Date: 2011-05-11 ; Author: Hector Martin <hector@marcansoft.com> 6 * Based on usb-ohci.c, emulates Renesas NEC USB 3.0 7 * 8 * This library is free software; you can redistribute it and/or 9 * modify it under the terms of the GNU Lesser General Public 10 * License as published by the Free Software Foundation; either 11 * version 2 of the License, or (at your option) any later version. 12 * 13 * This library is distributed in the hope that it will be useful, 14 * but WITHOUT ANY WARRANTY; without even the implied warranty of 15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 16 * Lesser General Public License for more details. 17 * 18 * You should have received a copy of the GNU Lesser General Public 19 * License along with this library; if not, see <http://www.gnu.org/licenses/>. 20 */ 21 #include "hw/hw.h" 22 #include "qemu-timer.h" 23 #include "hw/usb.h" 24 #include "hw/pci.h" 25 #include "hw/msi.h" 26 #include "trace.h" 27 28 //#define DEBUG_XHCI 29 //#define DEBUG_DATA 30 31 #ifdef DEBUG_XHCI 32 #define DPRINTF(...) fprintf(stderr, __VA_ARGS__) 33 #else 34 #define DPRINTF(...) do {} while (0) 35 #endif 36 #define FIXME() do { fprintf(stderr, "FIXME %s:%d\n", \ 37 __func__, __LINE__); abort(); } while (0) 38 39 #define MAXSLOTS 8 40 #define MAXINTRS 1 41 42 #define USB2_PORTS 4 43 #define USB3_PORTS 4 44 45 #define MAXPORTS (USB2_PORTS+USB3_PORTS) 46 47 #define TD_QUEUE 24 48 #define BG_XFERS 8 49 #define BG_PKTS 8 50 51 /* Very pessimistic, let's hope it's enough for all cases */ 52 #define EV_QUEUE (((3*TD_QUEUE)+16)*MAXSLOTS) 53 /* Do not deliver ER Full events. NEC's driver does some things not bound 54 * to the specs when it gets them */ 55 #define ER_FULL_HACK 56 57 #define LEN_CAP 0x40 58 #define OFF_OPER LEN_CAP 59 #define LEN_OPER (0x400 + 0x10 * MAXPORTS) 60 #define OFF_RUNTIME ((OFF_OPER + LEN_OPER + 0x20) & ~0x1f) 61 #define LEN_RUNTIME (0x20 + MAXINTRS * 0x20) 62 #define OFF_DOORBELL (OFF_RUNTIME + LEN_RUNTIME) 63 #define LEN_DOORBELL ((MAXSLOTS + 1) * 0x20) 64 65 /* must be power of 2 */ 66 #define LEN_REGS 0x2000 67 68 #if (OFF_DOORBELL + LEN_DOORBELL) > LEN_REGS 69 # error Increase LEN_REGS 70 #endif 71 72 #if MAXINTRS > 1 73 # error TODO: only one interrupter supported 74 #endif 75 76 /* bit definitions */ 77 #define USBCMD_RS (1<<0) 78 #define USBCMD_HCRST (1<<1) 79 #define USBCMD_INTE (1<<2) 80 #define USBCMD_HSEE (1<<3) 81 #define USBCMD_LHCRST (1<<7) 82 #define USBCMD_CSS (1<<8) 83 #define USBCMD_CRS (1<<9) 84 #define USBCMD_EWE (1<<10) 85 #define USBCMD_EU3S (1<<11) 86 87 #define USBSTS_HCH (1<<0) 88 #define USBSTS_HSE (1<<2) 89 #define USBSTS_EINT (1<<3) 90 #define USBSTS_PCD (1<<4) 91 #define USBSTS_SSS (1<<8) 92 #define USBSTS_RSS (1<<9) 93 #define USBSTS_SRE (1<<10) 94 #define USBSTS_CNR (1<<11) 95 #define USBSTS_HCE (1<<12) 96 97 98 #define PORTSC_CCS (1<<0) 99 #define PORTSC_PED (1<<1) 100 #define PORTSC_OCA (1<<3) 101 #define PORTSC_PR (1<<4) 102 #define PORTSC_PLS_SHIFT 5 103 #define PORTSC_PLS_MASK 0xf 104 #define PORTSC_PP (1<<9) 105 #define PORTSC_SPEED_SHIFT 10 106 #define PORTSC_SPEED_MASK 0xf 107 #define PORTSC_SPEED_FULL (1<<10) 108 #define PORTSC_SPEED_LOW (2<<10) 109 #define PORTSC_SPEED_HIGH (3<<10) 110 #define PORTSC_SPEED_SUPER (4<<10) 111 #define PORTSC_PIC_SHIFT 14 112 #define PORTSC_PIC_MASK 0x3 113 #define PORTSC_LWS (1<<16) 114 #define PORTSC_CSC (1<<17) 115 #define PORTSC_PEC (1<<18) 116 #define PORTSC_WRC (1<<19) 117 #define PORTSC_OCC (1<<20) 118 #define PORTSC_PRC (1<<21) 119 #define PORTSC_PLC (1<<22) 120 #define PORTSC_CEC (1<<23) 121 #define PORTSC_CAS (1<<24) 122 #define PORTSC_WCE (1<<25) 123 #define PORTSC_WDE (1<<26) 124 #define PORTSC_WOE (1<<27) 125 #define PORTSC_DR (1<<30) 126 #define PORTSC_WPR (1<<31) 127 128 #define CRCR_RCS (1<<0) 129 #define CRCR_CS (1<<1) 130 #define CRCR_CA (1<<2) 131 #define CRCR_CRR (1<<3) 132 133 #define IMAN_IP (1<<0) 134 #define IMAN_IE (1<<1) 135 136 #define ERDP_EHB (1<<3) 137 138 #define TRB_SIZE 16 139 typedef struct XHCITRB { 140 uint64_t parameter; 141 uint32_t status; 142 uint32_t control; 143 dma_addr_t addr; 144 bool ccs; 145 } XHCITRB; 146 147 148 typedef enum TRBType { 149 TRB_RESERVED = 0, 150 TR_NORMAL, 151 TR_SETUP, 152 TR_DATA, 153 TR_STATUS, 154 TR_ISOCH, 155 TR_LINK, 156 TR_EVDATA, 157 TR_NOOP, 158 CR_ENABLE_SLOT, 159 CR_DISABLE_SLOT, 160 CR_ADDRESS_DEVICE, 161 CR_CONFIGURE_ENDPOINT, 162 CR_EVALUATE_CONTEXT, 163 CR_RESET_ENDPOINT, 164 CR_STOP_ENDPOINT, 165 CR_SET_TR_DEQUEUE, 166 CR_RESET_DEVICE, 167 CR_FORCE_EVENT, 168 CR_NEGOTIATE_BW, 169 CR_SET_LATENCY_TOLERANCE, 170 CR_GET_PORT_BANDWIDTH, 171 CR_FORCE_HEADER, 172 CR_NOOP, 173 ER_TRANSFER = 32, 174 ER_COMMAND_COMPLETE, 175 ER_PORT_STATUS_CHANGE, 176 ER_BANDWIDTH_REQUEST, 177 ER_DOORBELL, 178 ER_HOST_CONTROLLER, 179 ER_DEVICE_NOTIFICATION, 180 ER_MFINDEX_WRAP, 181 /* vendor specific bits */ 182 CR_VENDOR_VIA_CHALLENGE_RESPONSE = 48, 183 CR_VENDOR_NEC_FIRMWARE_REVISION = 49, 184 CR_VENDOR_NEC_CHALLENGE_RESPONSE = 50, 185 } TRBType; 186 187 #define CR_LINK TR_LINK 188 189 typedef enum TRBCCode { 190 CC_INVALID = 0, 191 CC_SUCCESS, 192 CC_DATA_BUFFER_ERROR, 193 CC_BABBLE_DETECTED, 194 CC_USB_TRANSACTION_ERROR, 195 CC_TRB_ERROR, 196 CC_STALL_ERROR, 197 CC_RESOURCE_ERROR, 198 CC_BANDWIDTH_ERROR, 199 CC_NO_SLOTS_ERROR, 200 CC_INVALID_STREAM_TYPE_ERROR, 201 CC_SLOT_NOT_ENABLED_ERROR, 202 CC_EP_NOT_ENABLED_ERROR, 203 CC_SHORT_PACKET, 204 CC_RING_UNDERRUN, 205 CC_RING_OVERRUN, 206 CC_VF_ER_FULL, 207 CC_PARAMETER_ERROR, 208 CC_BANDWIDTH_OVERRUN, 209 CC_CONTEXT_STATE_ERROR, 210 CC_NO_PING_RESPONSE_ERROR, 211 CC_EVENT_RING_FULL_ERROR, 212 CC_INCOMPATIBLE_DEVICE_ERROR, 213 CC_MISSED_SERVICE_ERROR, 214 CC_COMMAND_RING_STOPPED, 215 CC_COMMAND_ABORTED, 216 CC_STOPPED, 217 CC_STOPPED_LENGTH_INVALID, 218 CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR = 29, 219 CC_ISOCH_BUFFER_OVERRUN = 31, 220 CC_EVENT_LOST_ERROR, 221 CC_UNDEFINED_ERROR, 222 CC_INVALID_STREAM_ID_ERROR, 223 CC_SECONDARY_BANDWIDTH_ERROR, 224 CC_SPLIT_TRANSACTION_ERROR 225 } TRBCCode; 226 227 #define TRB_C (1<<0) 228 #define TRB_TYPE_SHIFT 10 229 #define TRB_TYPE_MASK 0x3f 230 #define TRB_TYPE(t) (((t).control >> TRB_TYPE_SHIFT) & TRB_TYPE_MASK) 231 232 #define TRB_EV_ED (1<<2) 233 234 #define TRB_TR_ENT (1<<1) 235 #define TRB_TR_ISP (1<<2) 236 #define TRB_TR_NS (1<<3) 237 #define TRB_TR_CH (1<<4) 238 #define TRB_TR_IOC (1<<5) 239 #define TRB_TR_IDT (1<<6) 240 #define TRB_TR_TBC_SHIFT 7 241 #define TRB_TR_TBC_MASK 0x3 242 #define TRB_TR_BEI (1<<9) 243 #define TRB_TR_TLBPC_SHIFT 16 244 #define TRB_TR_TLBPC_MASK 0xf 245 #define TRB_TR_FRAMEID_SHIFT 20 246 #define TRB_TR_FRAMEID_MASK 0x7ff 247 #define TRB_TR_SIA (1<<31) 248 249 #define TRB_TR_DIR (1<<16) 250 251 #define TRB_CR_SLOTID_SHIFT 24 252 #define TRB_CR_SLOTID_MASK 0xff 253 #define TRB_CR_EPID_SHIFT 16 254 #define TRB_CR_EPID_MASK 0x1f 255 256 #define TRB_CR_BSR (1<<9) 257 #define TRB_CR_DC (1<<9) 258 259 #define TRB_LK_TC (1<<1) 260 261 #define EP_TYPE_MASK 0x7 262 #define EP_TYPE_SHIFT 3 263 264 #define EP_STATE_MASK 0x7 265 #define EP_DISABLED (0<<0) 266 #define EP_RUNNING (1<<0) 267 #define EP_HALTED (2<<0) 268 #define EP_STOPPED (3<<0) 269 #define EP_ERROR (4<<0) 270 271 #define SLOT_STATE_MASK 0x1f 272 #define SLOT_STATE_SHIFT 27 273 #define SLOT_STATE(s) (((s)>>SLOT_STATE_SHIFT)&SLOT_STATE_MASK) 274 #define SLOT_ENABLED 0 275 #define SLOT_DEFAULT 1 276 #define SLOT_ADDRESSED 2 277 #define SLOT_CONFIGURED 3 278 279 #define SLOT_CONTEXT_ENTRIES_MASK 0x1f 280 #define SLOT_CONTEXT_ENTRIES_SHIFT 27 281 282 typedef enum EPType { 283 ET_INVALID = 0, 284 ET_ISO_OUT, 285 ET_BULK_OUT, 286 ET_INTR_OUT, 287 ET_CONTROL, 288 ET_ISO_IN, 289 ET_BULK_IN, 290 ET_INTR_IN, 291 } EPType; 292 293 typedef struct XHCIRing { 294 dma_addr_t base; 295 dma_addr_t dequeue; 296 bool ccs; 297 } XHCIRing; 298 299 typedef struct XHCIPort { 300 USBPort port; 301 uint32_t portsc; 302 } XHCIPort; 303 304 struct XHCIState; 305 typedef struct XHCIState XHCIState; 306 307 typedef struct XHCITransfer { 308 XHCIState *xhci; 309 USBPacket packet; 310 bool running_async; 311 bool running_retry; 312 bool cancelled; 313 bool complete; 314 bool backgrounded; 315 unsigned int iso_pkts; 316 unsigned int slotid; 317 unsigned int epid; 318 bool in_xfer; 319 bool iso_xfer; 320 bool bg_xfer; 321 322 unsigned int trb_count; 323 unsigned int trb_alloced; 324 XHCITRB *trbs; 325 326 unsigned int data_length; 327 unsigned int data_alloced; 328 uint8_t *data; 329 330 TRBCCode status; 331 332 unsigned int pkts; 333 unsigned int pktsize; 334 unsigned int cur_pkt; 335 } XHCITransfer; 336 337 typedef struct XHCIEPContext { 338 XHCIRing ring; 339 unsigned int next_xfer; 340 unsigned int comp_xfer; 341 XHCITransfer transfers[TD_QUEUE]; 342 XHCITransfer *retry; 343 bool bg_running; 344 bool bg_updating; 345 unsigned int next_bg; 346 XHCITransfer bg_transfers[BG_XFERS]; 347 EPType type; 348 dma_addr_t pctx; 349 unsigned int max_psize; 350 bool has_bg; 351 uint32_t state; 352 } XHCIEPContext; 353 354 typedef struct XHCISlot { 355 bool enabled; 356 dma_addr_t ctx; 357 unsigned int port; 358 unsigned int devaddr; 359 XHCIEPContext * eps[31]; 360 } XHCISlot; 361 362 typedef struct XHCIEvent { 363 TRBType type; 364 TRBCCode ccode; 365 uint64_t ptr; 366 uint32_t length; 367 uint32_t flags; 368 uint8_t slotid; 369 uint8_t epid; 370 } XHCIEvent; 371 372 struct XHCIState { 373 PCIDevice pci_dev; 374 USBBus bus; 375 qemu_irq irq; 376 MemoryRegion mem; 377 const char *name; 378 uint32_t msi; 379 unsigned int devaddr; 380 381 /* Operational Registers */ 382 uint32_t usbcmd; 383 uint32_t usbsts; 384 uint32_t dnctrl; 385 uint32_t crcr_low; 386 uint32_t crcr_high; 387 uint32_t dcbaap_low; 388 uint32_t dcbaap_high; 389 uint32_t config; 390 391 XHCIPort ports[MAXPORTS]; 392 XHCISlot slots[MAXSLOTS]; 393 394 /* Runtime Registers */ 395 uint32_t mfindex; 396 /* note: we only support one interrupter */ 397 uint32_t iman; 398 uint32_t imod; 399 uint32_t erstsz; 400 uint32_t erstba_low; 401 uint32_t erstba_high; 402 uint32_t erdp_low; 403 uint32_t erdp_high; 404 405 dma_addr_t er_start; 406 uint32_t er_size; 407 bool er_pcs; 408 unsigned int er_ep_idx; 409 bool er_full; 410 411 XHCIEvent ev_buffer[EV_QUEUE]; 412 unsigned int ev_buffer_put; 413 unsigned int ev_buffer_get; 414 415 XHCIRing cmd_ring; 416 }; 417 418 typedef struct XHCIEvRingSeg { 419 uint32_t addr_low; 420 uint32_t addr_high; 421 uint32_t size; 422 uint32_t rsvd; 423 } XHCIEvRingSeg; 424 425 #ifdef DEBUG_XHCI 426 static const char *TRBType_names[] = { 427 [TRB_RESERVED] = "TRB_RESERVED", 428 [TR_NORMAL] = "TR_NORMAL", 429 [TR_SETUP] = "TR_SETUP", 430 [TR_DATA] = "TR_DATA", 431 [TR_STATUS] = "TR_STATUS", 432 [TR_ISOCH] = "TR_ISOCH", 433 [TR_LINK] = "TR_LINK", 434 [TR_EVDATA] = "TR_EVDATA", 435 [TR_NOOP] = "TR_NOOP", 436 [CR_ENABLE_SLOT] = "CR_ENABLE_SLOT", 437 [CR_DISABLE_SLOT] = "CR_DISABLE_SLOT", 438 [CR_ADDRESS_DEVICE] = "CR_ADDRESS_DEVICE", 439 [CR_CONFIGURE_ENDPOINT] = "CR_CONFIGURE_ENDPOINT", 440 [CR_EVALUATE_CONTEXT] = "CR_EVALUATE_CONTEXT", 441 [CR_RESET_ENDPOINT] = "CR_RESET_ENDPOINT", 442 [CR_STOP_ENDPOINT] = "CR_STOP_ENDPOINT", 443 [CR_SET_TR_DEQUEUE] = "CR_SET_TR_DEQUEUE", 444 [CR_RESET_DEVICE] = "CR_RESET_DEVICE", 445 [CR_FORCE_EVENT] = "CR_FORCE_EVENT", 446 [CR_NEGOTIATE_BW] = "CR_NEGOTIATE_BW", 447 [CR_SET_LATENCY_TOLERANCE] = "CR_SET_LATENCY_TOLERANCE", 448 [CR_GET_PORT_BANDWIDTH] = "CR_GET_PORT_BANDWIDTH", 449 [CR_FORCE_HEADER] = "CR_FORCE_HEADER", 450 [CR_NOOP] = "CR_NOOP", 451 [ER_TRANSFER] = "ER_TRANSFER", 452 [ER_COMMAND_COMPLETE] = "ER_COMMAND_COMPLETE", 453 [ER_PORT_STATUS_CHANGE] = "ER_PORT_STATUS_CHANGE", 454 [ER_BANDWIDTH_REQUEST] = "ER_BANDWIDTH_REQUEST", 455 [ER_DOORBELL] = "ER_DOORBELL", 456 [ER_HOST_CONTROLLER] = "ER_HOST_CONTROLLER", 457 [ER_DEVICE_NOTIFICATION] = "ER_DEVICE_NOTIFICATION", 458 [ER_MFINDEX_WRAP] = "ER_MFINDEX_WRAP", 459 [CR_VENDOR_VIA_CHALLENGE_RESPONSE] = "CR_VENDOR_VIA_CHALLENGE_RESPONSE", 460 [CR_VENDOR_NEC_FIRMWARE_REVISION] = "CR_VENDOR_NEC_FIRMWARE_REVISION", 461 [CR_VENDOR_NEC_CHALLENGE_RESPONSE] = "CR_VENDOR_NEC_CHALLENGE_RESPONSE", 462 }; 463 464 static const char *lookup_name(uint32_t index, const char **list, uint32_t llen) 465 { 466 if (index >= llen || list[index] == NULL) { 467 return "???"; 468 } 469 return list[index]; 470 } 471 472 static const char *trb_name(XHCITRB *trb) 473 { 474 return lookup_name(TRB_TYPE(*trb), TRBType_names, 475 ARRAY_SIZE(TRBType_names)); 476 } 477 #endif 478 479 static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid, 480 unsigned int epid); 481 482 static inline dma_addr_t xhci_addr64(uint32_t low, uint32_t high) 483 { 484 if (sizeof(dma_addr_t) == 4) { 485 return low; 486 } else { 487 return low | (((dma_addr_t)high << 16) << 16); 488 } 489 } 490 491 static inline dma_addr_t xhci_mask64(uint64_t addr) 492 { 493 if (sizeof(dma_addr_t) == 4) { 494 return addr & 0xffffffff; 495 } else { 496 return addr; 497 } 498 } 499 500 static void xhci_irq_update(XHCIState *xhci) 501 { 502 int level = 0; 503 504 if (xhci->iman & IMAN_IP && xhci->iman & IMAN_IE && 505 xhci->usbcmd & USBCMD_INTE) { 506 level = 1; 507 } 508 509 DPRINTF("xhci_irq_update(): %d\n", level); 510 511 if (xhci->msi && msi_enabled(&xhci->pci_dev)) { 512 if (level) { 513 DPRINTF("xhci_irq_update(): MSI signal\n"); 514 msi_notify(&xhci->pci_dev, 0); 515 } 516 } else { 517 qemu_set_irq(xhci->irq, level); 518 } 519 } 520 521 static inline int xhci_running(XHCIState *xhci) 522 { 523 return !(xhci->usbsts & USBSTS_HCH) && !xhci->er_full; 524 } 525 526 static void xhci_die(XHCIState *xhci) 527 { 528 xhci->usbsts |= USBSTS_HCE; 529 fprintf(stderr, "xhci: asserted controller error\n"); 530 } 531 532 static void xhci_write_event(XHCIState *xhci, XHCIEvent *event) 533 { 534 XHCITRB ev_trb; 535 dma_addr_t addr; 536 537 ev_trb.parameter = cpu_to_le64(event->ptr); 538 ev_trb.status = cpu_to_le32(event->length | (event->ccode << 24)); 539 ev_trb.control = (event->slotid << 24) | (event->epid << 16) | 540 event->flags | (event->type << TRB_TYPE_SHIFT); 541 if (xhci->er_pcs) { 542 ev_trb.control |= TRB_C; 543 } 544 ev_trb.control = cpu_to_le32(ev_trb.control); 545 546 DPRINTF("xhci_write_event(): [%d] %016"PRIx64" %08x %08x %s\n", 547 xhci->er_ep_idx, ev_trb.parameter, ev_trb.status, ev_trb.control, 548 trb_name(&ev_trb)); 549 550 addr = xhci->er_start + TRB_SIZE*xhci->er_ep_idx; 551 pci_dma_write(&xhci->pci_dev, addr, &ev_trb, TRB_SIZE); 552 553 xhci->er_ep_idx++; 554 if (xhci->er_ep_idx >= xhci->er_size) { 555 xhci->er_ep_idx = 0; 556 xhci->er_pcs = !xhci->er_pcs; 557 } 558 } 559 560 static void xhci_events_update(XHCIState *xhci) 561 { 562 dma_addr_t erdp; 563 unsigned int dp_idx; 564 bool do_irq = 0; 565 566 if (xhci->usbsts & USBSTS_HCH) { 567 return; 568 } 569 570 erdp = xhci_addr64(xhci->erdp_low, xhci->erdp_high); 571 if (erdp < xhci->er_start || 572 erdp >= (xhci->er_start + TRB_SIZE*xhci->er_size)) { 573 fprintf(stderr, "xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp); 574 fprintf(stderr, "xhci: ER at "DMA_ADDR_FMT" len %d\n", 575 xhci->er_start, xhci->er_size); 576 xhci_die(xhci); 577 return; 578 } 579 dp_idx = (erdp - xhci->er_start) / TRB_SIZE; 580 assert(dp_idx < xhci->er_size); 581 582 /* NEC didn't read section 4.9.4 of the spec (v1.0 p139 top Note) and thus 583 * deadlocks when the ER is full. Hack it by holding off events until 584 * the driver decides to free at least half of the ring */ 585 if (xhci->er_full) { 586 int er_free = dp_idx - xhci->er_ep_idx; 587 if (er_free <= 0) { 588 er_free += xhci->er_size; 589 } 590 if (er_free < (xhci->er_size/2)) { 591 DPRINTF("xhci_events_update(): event ring still " 592 "more than half full (hack)\n"); 593 return; 594 } 595 } 596 597 while (xhci->ev_buffer_put != xhci->ev_buffer_get) { 598 assert(xhci->er_full); 599 if (((xhci->er_ep_idx+1) % xhci->er_size) == dp_idx) { 600 DPRINTF("xhci_events_update(): event ring full again\n"); 601 #ifndef ER_FULL_HACK 602 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR}; 603 xhci_write_event(xhci, &full); 604 #endif 605 do_irq = 1; 606 break; 607 } 608 XHCIEvent *event = &xhci->ev_buffer[xhci->ev_buffer_get]; 609 xhci_write_event(xhci, event); 610 xhci->ev_buffer_get++; 611 do_irq = 1; 612 if (xhci->ev_buffer_get == EV_QUEUE) { 613 xhci->ev_buffer_get = 0; 614 } 615 } 616 617 if (do_irq) { 618 xhci->erdp_low |= ERDP_EHB; 619 xhci->iman |= IMAN_IP; 620 xhci->usbsts |= USBSTS_EINT; 621 xhci_irq_update(xhci); 622 } 623 624 if (xhci->er_full && xhci->ev_buffer_put == xhci->ev_buffer_get) { 625 DPRINTF("xhci_events_update(): event ring no longer full\n"); 626 xhci->er_full = 0; 627 } 628 return; 629 } 630 631 static void xhci_event(XHCIState *xhci, XHCIEvent *event) 632 { 633 dma_addr_t erdp; 634 unsigned int dp_idx; 635 636 if (xhci->er_full) { 637 DPRINTF("xhci_event(): ER full, queueing\n"); 638 if (((xhci->ev_buffer_put+1) % EV_QUEUE) == xhci->ev_buffer_get) { 639 fprintf(stderr, "xhci: event queue full, dropping event!\n"); 640 return; 641 } 642 xhci->ev_buffer[xhci->ev_buffer_put++] = *event; 643 if (xhci->ev_buffer_put == EV_QUEUE) { 644 xhci->ev_buffer_put = 0; 645 } 646 return; 647 } 648 649 erdp = xhci_addr64(xhci->erdp_low, xhci->erdp_high); 650 if (erdp < xhci->er_start || 651 erdp >= (xhci->er_start + TRB_SIZE*xhci->er_size)) { 652 fprintf(stderr, "xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp); 653 fprintf(stderr, "xhci: ER at "DMA_ADDR_FMT" len %d\n", 654 xhci->er_start, xhci->er_size); 655 xhci_die(xhci); 656 return; 657 } 658 659 dp_idx = (erdp - xhci->er_start) / TRB_SIZE; 660 assert(dp_idx < xhci->er_size); 661 662 if ((xhci->er_ep_idx+1) % xhci->er_size == dp_idx) { 663 DPRINTF("xhci_event(): ER full, queueing\n"); 664 #ifndef ER_FULL_HACK 665 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR}; 666 xhci_write_event(xhci, &full); 667 #endif 668 xhci->er_full = 1; 669 if (((xhci->ev_buffer_put+1) % EV_QUEUE) == xhci->ev_buffer_get) { 670 fprintf(stderr, "xhci: event queue full, dropping event!\n"); 671 return; 672 } 673 xhci->ev_buffer[xhci->ev_buffer_put++] = *event; 674 if (xhci->ev_buffer_put == EV_QUEUE) { 675 xhci->ev_buffer_put = 0; 676 } 677 } else { 678 xhci_write_event(xhci, event); 679 } 680 681 xhci->erdp_low |= ERDP_EHB; 682 xhci->iman |= IMAN_IP; 683 xhci->usbsts |= USBSTS_EINT; 684 685 xhci_irq_update(xhci); 686 } 687 688 static void xhci_ring_init(XHCIState *xhci, XHCIRing *ring, 689 dma_addr_t base) 690 { 691 ring->base = base; 692 ring->dequeue = base; 693 ring->ccs = 1; 694 } 695 696 static TRBType xhci_ring_fetch(XHCIState *xhci, XHCIRing *ring, XHCITRB *trb, 697 dma_addr_t *addr) 698 { 699 while (1) { 700 TRBType type; 701 pci_dma_read(&xhci->pci_dev, ring->dequeue, trb, TRB_SIZE); 702 trb->addr = ring->dequeue; 703 trb->ccs = ring->ccs; 704 le64_to_cpus(&trb->parameter); 705 le32_to_cpus(&trb->status); 706 le32_to_cpus(&trb->control); 707 708 DPRINTF("xhci: TRB fetched [" DMA_ADDR_FMT "]: " 709 "%016" PRIx64 " %08x %08x %s\n", 710 ring->dequeue, trb->parameter, trb->status, trb->control, 711 trb_name(trb)); 712 713 if ((trb->control & TRB_C) != ring->ccs) { 714 return 0; 715 } 716 717 type = TRB_TYPE(*trb); 718 719 if (type != TR_LINK) { 720 if (addr) { 721 *addr = ring->dequeue; 722 } 723 ring->dequeue += TRB_SIZE; 724 return type; 725 } else { 726 ring->dequeue = xhci_mask64(trb->parameter); 727 if (trb->control & TRB_LK_TC) { 728 ring->ccs = !ring->ccs; 729 } 730 } 731 } 732 } 733 734 static int xhci_ring_chain_length(XHCIState *xhci, const XHCIRing *ring) 735 { 736 XHCITRB trb; 737 int length = 0; 738 dma_addr_t dequeue = ring->dequeue; 739 bool ccs = ring->ccs; 740 /* hack to bundle together the two/three TDs that make a setup transfer */ 741 bool control_td_set = 0; 742 743 while (1) { 744 TRBType type; 745 pci_dma_read(&xhci->pci_dev, dequeue, &trb, TRB_SIZE); 746 le64_to_cpus(&trb.parameter); 747 le32_to_cpus(&trb.status); 748 le32_to_cpus(&trb.control); 749 750 DPRINTF("xhci: TRB peeked [" DMA_ADDR_FMT "]: " 751 "%016" PRIx64 " %08x %08x\n", 752 dequeue, trb.parameter, trb.status, trb.control); 753 754 if ((trb.control & TRB_C) != ccs) { 755 return -length; 756 } 757 758 type = TRB_TYPE(trb); 759 760 if (type == TR_LINK) { 761 dequeue = xhci_mask64(trb.parameter); 762 if (trb.control & TRB_LK_TC) { 763 ccs = !ccs; 764 } 765 continue; 766 } 767 768 length += 1; 769 dequeue += TRB_SIZE; 770 771 if (type == TR_SETUP) { 772 control_td_set = 1; 773 } else if (type == TR_STATUS) { 774 control_td_set = 0; 775 } 776 777 if (!control_td_set && !(trb.control & TRB_TR_CH)) { 778 return length; 779 } 780 } 781 } 782 783 static void xhci_er_reset(XHCIState *xhci) 784 { 785 XHCIEvRingSeg seg; 786 787 /* cache the (sole) event ring segment location */ 788 if (xhci->erstsz != 1) { 789 fprintf(stderr, "xhci: invalid value for ERSTSZ: %d\n", xhci->erstsz); 790 xhci_die(xhci); 791 return; 792 } 793 dma_addr_t erstba = xhci_addr64(xhci->erstba_low, xhci->erstba_high); 794 pci_dma_read(&xhci->pci_dev, erstba, &seg, sizeof(seg)); 795 le32_to_cpus(&seg.addr_low); 796 le32_to_cpus(&seg.addr_high); 797 le32_to_cpus(&seg.size); 798 if (seg.size < 16 || seg.size > 4096) { 799 fprintf(stderr, "xhci: invalid value for segment size: %d\n", seg.size); 800 xhci_die(xhci); 801 return; 802 } 803 xhci->er_start = xhci_addr64(seg.addr_low, seg.addr_high); 804 xhci->er_size = seg.size; 805 806 xhci->er_ep_idx = 0; 807 xhci->er_pcs = 1; 808 xhci->er_full = 0; 809 810 DPRINTF("xhci: event ring:" DMA_ADDR_FMT " [%d]\n", 811 xhci->er_start, xhci->er_size); 812 } 813 814 static void xhci_run(XHCIState *xhci) 815 { 816 DPRINTF("xhci_run()\n"); 817 818 xhci->usbsts &= ~USBSTS_HCH; 819 } 820 821 static void xhci_stop(XHCIState *xhci) 822 { 823 DPRINTF("xhci_stop()\n"); 824 xhci->usbsts |= USBSTS_HCH; 825 xhci->crcr_low &= ~CRCR_CRR; 826 } 827 828 static void xhci_set_ep_state(XHCIState *xhci, XHCIEPContext *epctx, 829 uint32_t state) 830 { 831 uint32_t ctx[5]; 832 if (epctx->state == state) { 833 return; 834 } 835 836 pci_dma_read(&xhci->pci_dev, epctx->pctx, ctx, sizeof(ctx)); 837 ctx[0] &= ~EP_STATE_MASK; 838 ctx[0] |= state; 839 ctx[2] = epctx->ring.dequeue | epctx->ring.ccs; 840 ctx[3] = (epctx->ring.dequeue >> 16) >> 16; 841 DPRINTF("xhci: set epctx: " DMA_ADDR_FMT " state=%d dequeue=%08x%08x\n", 842 epctx->pctx, state, ctx[3], ctx[2]); 843 pci_dma_write(&xhci->pci_dev, epctx->pctx, ctx, sizeof(ctx)); 844 epctx->state = state; 845 } 846 847 static TRBCCode xhci_enable_ep(XHCIState *xhci, unsigned int slotid, 848 unsigned int epid, dma_addr_t pctx, 849 uint32_t *ctx) 850 { 851 XHCISlot *slot; 852 XHCIEPContext *epctx; 853 dma_addr_t dequeue; 854 int i; 855 856 assert(slotid >= 1 && slotid <= MAXSLOTS); 857 assert(epid >= 1 && epid <= 31); 858 859 DPRINTF("xhci_enable_ep(%d, %d)\n", slotid, epid); 860 861 slot = &xhci->slots[slotid-1]; 862 if (slot->eps[epid-1]) { 863 fprintf(stderr, "xhci: slot %d ep %d already enabled!\n", slotid, epid); 864 return CC_TRB_ERROR; 865 } 866 867 epctx = g_malloc(sizeof(XHCIEPContext)); 868 memset(epctx, 0, sizeof(XHCIEPContext)); 869 870 slot->eps[epid-1] = epctx; 871 872 dequeue = xhci_addr64(ctx[2] & ~0xf, ctx[3]); 873 xhci_ring_init(xhci, &epctx->ring, dequeue); 874 epctx->ring.ccs = ctx[2] & 1; 875 876 epctx->type = (ctx[1] >> EP_TYPE_SHIFT) & EP_TYPE_MASK; 877 DPRINTF("xhci: endpoint %d.%d type is %d\n", epid/2, epid%2, epctx->type); 878 epctx->pctx = pctx; 879 epctx->max_psize = ctx[1]>>16; 880 epctx->max_psize *= 1+((ctx[1]>>8)&0xff); 881 epctx->has_bg = false; 882 if (epctx->type == ET_ISO_IN) { 883 epctx->has_bg = true; 884 } 885 DPRINTF("xhci: endpoint %d.%d max transaction (burst) size is %d\n", 886 epid/2, epid%2, epctx->max_psize); 887 for (i = 0; i < ARRAY_SIZE(epctx->transfers); i++) { 888 usb_packet_init(&epctx->transfers[i].packet); 889 } 890 891 epctx->state = EP_RUNNING; 892 ctx[0] &= ~EP_STATE_MASK; 893 ctx[0] |= EP_RUNNING; 894 895 return CC_SUCCESS; 896 } 897 898 static int xhci_ep_nuke_xfers(XHCIState *xhci, unsigned int slotid, 899 unsigned int epid) 900 { 901 XHCISlot *slot; 902 XHCIEPContext *epctx; 903 int i, xferi, killed = 0; 904 assert(slotid >= 1 && slotid <= MAXSLOTS); 905 assert(epid >= 1 && epid <= 31); 906 907 DPRINTF("xhci_ep_nuke_xfers(%d, %d)\n", slotid, epid); 908 909 slot = &xhci->slots[slotid-1]; 910 911 if (!slot->eps[epid-1]) { 912 return 0; 913 } 914 915 epctx = slot->eps[epid-1]; 916 917 xferi = epctx->next_xfer; 918 for (i = 0; i < TD_QUEUE; i++) { 919 XHCITransfer *t = &epctx->transfers[xferi]; 920 if (t->running_async) { 921 usb_cancel_packet(&t->packet); 922 t->running_async = 0; 923 t->cancelled = 1; 924 DPRINTF("xhci: cancelling transfer %d, waiting for it to complete...\n", i); 925 killed++; 926 } 927 if (t->running_retry) { 928 t->running_retry = 0; 929 epctx->retry = NULL; 930 } 931 if (t->backgrounded) { 932 t->backgrounded = 0; 933 } 934 if (t->trbs) { 935 g_free(t->trbs); 936 } 937 if (t->data) { 938 g_free(t->data); 939 } 940 941 t->trbs = NULL; 942 t->data = NULL; 943 t->trb_count = t->trb_alloced = 0; 944 t->data_length = t->data_alloced = 0; 945 xferi = (xferi + 1) % TD_QUEUE; 946 } 947 if (epctx->has_bg) { 948 xferi = epctx->next_bg; 949 for (i = 0; i < BG_XFERS; i++) { 950 XHCITransfer *t = &epctx->bg_transfers[xferi]; 951 if (t->running_async) { 952 usb_cancel_packet(&t->packet); 953 t->running_async = 0; 954 t->cancelled = 1; 955 DPRINTF("xhci: cancelling bg transfer %d, waiting for it to complete...\n", i); 956 killed++; 957 } 958 if (t->data) { 959 g_free(t->data); 960 } 961 962 t->data = NULL; 963 xferi = (xferi + 1) % BG_XFERS; 964 } 965 } 966 return killed; 967 } 968 969 static TRBCCode xhci_disable_ep(XHCIState *xhci, unsigned int slotid, 970 unsigned int epid) 971 { 972 XHCISlot *slot; 973 XHCIEPContext *epctx; 974 975 assert(slotid >= 1 && slotid <= MAXSLOTS); 976 assert(epid >= 1 && epid <= 31); 977 978 DPRINTF("xhci_disable_ep(%d, %d)\n", slotid, epid); 979 980 slot = &xhci->slots[slotid-1]; 981 982 if (!slot->eps[epid-1]) { 983 DPRINTF("xhci: slot %d ep %d already disabled\n", slotid, epid); 984 return CC_SUCCESS; 985 } 986 987 xhci_ep_nuke_xfers(xhci, slotid, epid); 988 989 epctx = slot->eps[epid-1]; 990 991 xhci_set_ep_state(xhci, epctx, EP_DISABLED); 992 993 g_free(epctx); 994 slot->eps[epid-1] = NULL; 995 996 return CC_SUCCESS; 997 } 998 999 static TRBCCode xhci_stop_ep(XHCIState *xhci, unsigned int slotid, 1000 unsigned int epid) 1001 { 1002 XHCISlot *slot; 1003 XHCIEPContext *epctx; 1004 1005 DPRINTF("xhci_stop_ep(%d, %d)\n", slotid, epid); 1006 1007 assert(slotid >= 1 && slotid <= MAXSLOTS); 1008 1009 if (epid < 1 || epid > 31) { 1010 fprintf(stderr, "xhci: bad ep %d\n", epid); 1011 return CC_TRB_ERROR; 1012 } 1013 1014 slot = &xhci->slots[slotid-1]; 1015 1016 if (!slot->eps[epid-1]) { 1017 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid); 1018 return CC_EP_NOT_ENABLED_ERROR; 1019 } 1020 1021 if (xhci_ep_nuke_xfers(xhci, slotid, epid) > 0) { 1022 fprintf(stderr, "xhci: FIXME: endpoint stopped w/ xfers running, " 1023 "data might be lost\n"); 1024 } 1025 1026 epctx = slot->eps[epid-1]; 1027 1028 xhci_set_ep_state(xhci, epctx, EP_STOPPED); 1029 1030 return CC_SUCCESS; 1031 } 1032 1033 static TRBCCode xhci_reset_ep(XHCIState *xhci, unsigned int slotid, 1034 unsigned int epid) 1035 { 1036 XHCISlot *slot; 1037 XHCIEPContext *epctx; 1038 USBDevice *dev; 1039 1040 assert(slotid >= 1 && slotid <= MAXSLOTS); 1041 1042 DPRINTF("xhci_reset_ep(%d, %d)\n", slotid, epid); 1043 1044 if (epid < 1 || epid > 31) { 1045 fprintf(stderr, "xhci: bad ep %d\n", epid); 1046 return CC_TRB_ERROR; 1047 } 1048 1049 slot = &xhci->slots[slotid-1]; 1050 1051 if (!slot->eps[epid-1]) { 1052 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid); 1053 return CC_EP_NOT_ENABLED_ERROR; 1054 } 1055 1056 epctx = slot->eps[epid-1]; 1057 1058 if (epctx->state != EP_HALTED) { 1059 fprintf(stderr, "xhci: reset EP while EP %d not halted (%d)\n", 1060 epid, epctx->state); 1061 return CC_CONTEXT_STATE_ERROR; 1062 } 1063 1064 if (xhci_ep_nuke_xfers(xhci, slotid, epid) > 0) { 1065 fprintf(stderr, "xhci: FIXME: endpoint reset w/ xfers running, " 1066 "data might be lost\n"); 1067 } 1068 1069 uint8_t ep = epid>>1; 1070 1071 if (epid & 1) { 1072 ep |= 0x80; 1073 } 1074 1075 dev = xhci->ports[xhci->slots[slotid-1].port-1].port.dev; 1076 if (!dev) { 1077 return CC_USB_TRANSACTION_ERROR; 1078 } 1079 1080 xhci_set_ep_state(xhci, epctx, EP_STOPPED); 1081 1082 return CC_SUCCESS; 1083 } 1084 1085 static TRBCCode xhci_set_ep_dequeue(XHCIState *xhci, unsigned int slotid, 1086 unsigned int epid, uint64_t pdequeue) 1087 { 1088 XHCISlot *slot; 1089 XHCIEPContext *epctx; 1090 dma_addr_t dequeue; 1091 1092 assert(slotid >= 1 && slotid <= MAXSLOTS); 1093 1094 if (epid < 1 || epid > 31) { 1095 fprintf(stderr, "xhci: bad ep %d\n", epid); 1096 return CC_TRB_ERROR; 1097 } 1098 1099 DPRINTF("xhci_set_ep_dequeue(%d, %d, %016"PRIx64")\n", slotid, epid, pdequeue); 1100 dequeue = xhci_mask64(pdequeue); 1101 1102 slot = &xhci->slots[slotid-1]; 1103 1104 if (!slot->eps[epid-1]) { 1105 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid); 1106 return CC_EP_NOT_ENABLED_ERROR; 1107 } 1108 1109 epctx = slot->eps[epid-1]; 1110 1111 1112 if (epctx->state != EP_STOPPED) { 1113 fprintf(stderr, "xhci: set EP dequeue pointer while EP %d not stopped\n", epid); 1114 return CC_CONTEXT_STATE_ERROR; 1115 } 1116 1117 xhci_ring_init(xhci, &epctx->ring, dequeue & ~0xF); 1118 epctx->ring.ccs = dequeue & 1; 1119 1120 xhci_set_ep_state(xhci, epctx, EP_STOPPED); 1121 1122 return CC_SUCCESS; 1123 } 1124 1125 static int xhci_xfer_data(XHCITransfer *xfer, uint8_t *data, 1126 unsigned int length, bool in_xfer, bool out_xfer, 1127 bool report) 1128 { 1129 int i; 1130 uint32_t edtla = 0; 1131 unsigned int transferred = 0; 1132 unsigned int left = length; 1133 bool reported = 0; 1134 bool shortpkt = 0; 1135 XHCIEvent event = {ER_TRANSFER, CC_SUCCESS}; 1136 XHCIState *xhci = xfer->xhci; 1137 1138 DPRINTF("xhci_xfer_data(len=%d, in_xfer=%d, out_xfer=%d, report=%d)\n", 1139 length, in_xfer, out_xfer, report); 1140 1141 assert(!(in_xfer && out_xfer)); 1142 1143 for (i = 0; i < xfer->trb_count; i++) { 1144 XHCITRB *trb = &xfer->trbs[i]; 1145 dma_addr_t addr; 1146 unsigned int chunk = 0; 1147 1148 switch (TRB_TYPE(*trb)) { 1149 case TR_DATA: 1150 if ((!(trb->control & TRB_TR_DIR)) != (!in_xfer)) { 1151 fprintf(stderr, "xhci: data direction mismatch for TR_DATA\n"); 1152 xhci_die(xhci); 1153 return transferred; 1154 } 1155 /* fallthrough */ 1156 case TR_NORMAL: 1157 case TR_ISOCH: 1158 addr = xhci_mask64(trb->parameter); 1159 chunk = trb->status & 0x1ffff; 1160 if (chunk > left) { 1161 chunk = left; 1162 shortpkt = 1; 1163 } 1164 if (in_xfer || out_xfer) { 1165 if (trb->control & TRB_TR_IDT) { 1166 uint64_t idata; 1167 if (chunk > 8 || in_xfer) { 1168 fprintf(stderr, "xhci: invalid immediate data TRB\n"); 1169 xhci_die(xhci); 1170 return transferred; 1171 } 1172 idata = le64_to_cpu(trb->parameter); 1173 memcpy(data, &idata, chunk); 1174 } else { 1175 DPRINTF("xhci_xfer_data: r/w(%d) %d bytes at " 1176 DMA_ADDR_FMT "\n", in_xfer, chunk, addr); 1177 if (in_xfer) { 1178 pci_dma_write(&xhci->pci_dev, addr, data, chunk); 1179 } else { 1180 pci_dma_read(&xhci->pci_dev, addr, data, chunk); 1181 } 1182 #ifdef DEBUG_DATA 1183 unsigned int count = chunk; 1184 int i; 1185 if (count > 16) { 1186 count = 16; 1187 } 1188 DPRINTF(" ::"); 1189 for (i = 0; i < count; i++) { 1190 DPRINTF(" %02x", data[i]); 1191 } 1192 DPRINTF("\n"); 1193 #endif 1194 } 1195 } 1196 left -= chunk; 1197 data += chunk; 1198 edtla += chunk; 1199 transferred += chunk; 1200 break; 1201 case TR_STATUS: 1202 reported = 0; 1203 shortpkt = 0; 1204 break; 1205 } 1206 1207 if (report && !reported && (trb->control & TRB_TR_IOC || 1208 (shortpkt && (trb->control & TRB_TR_ISP)))) { 1209 event.slotid = xfer->slotid; 1210 event.epid = xfer->epid; 1211 event.length = (trb->status & 0x1ffff) - chunk; 1212 event.flags = 0; 1213 event.ptr = trb->addr; 1214 if (xfer->status == CC_SUCCESS) { 1215 event.ccode = shortpkt ? CC_SHORT_PACKET : CC_SUCCESS; 1216 } else { 1217 event.ccode = xfer->status; 1218 } 1219 if (TRB_TYPE(*trb) == TR_EVDATA) { 1220 event.ptr = trb->parameter; 1221 event.flags |= TRB_EV_ED; 1222 event.length = edtla & 0xffffff; 1223 DPRINTF("xhci_xfer_data: EDTLA=%d\n", event.length); 1224 edtla = 0; 1225 } 1226 xhci_event(xhci, &event); 1227 reported = 1; 1228 } 1229 } 1230 return transferred; 1231 } 1232 1233 static void xhci_stall_ep(XHCITransfer *xfer) 1234 { 1235 XHCIState *xhci = xfer->xhci; 1236 XHCISlot *slot = &xhci->slots[xfer->slotid-1]; 1237 XHCIEPContext *epctx = slot->eps[xfer->epid-1]; 1238 1239 epctx->ring.dequeue = xfer->trbs[0].addr; 1240 epctx->ring.ccs = xfer->trbs[0].ccs; 1241 xhci_set_ep_state(xhci, epctx, EP_HALTED); 1242 DPRINTF("xhci: stalled slot %d ep %d\n", xfer->slotid, xfer->epid); 1243 DPRINTF("xhci: will continue at "DMA_ADDR_FMT"\n", epctx->ring.dequeue); 1244 } 1245 1246 static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer, 1247 XHCIEPContext *epctx); 1248 1249 static void xhci_bg_update(XHCIState *xhci, XHCIEPContext *epctx) 1250 { 1251 if (epctx->bg_updating) { 1252 return; 1253 } 1254 DPRINTF("xhci_bg_update(%p, %p)\n", xhci, epctx); 1255 assert(epctx->has_bg); 1256 DPRINTF("xhci: fg=%d bg=%d\n", epctx->comp_xfer, epctx->next_bg); 1257 epctx->bg_updating = 1; 1258 while (epctx->transfers[epctx->comp_xfer].backgrounded && 1259 epctx->bg_transfers[epctx->next_bg].complete) { 1260 XHCITransfer *fg = &epctx->transfers[epctx->comp_xfer]; 1261 XHCITransfer *bg = &epctx->bg_transfers[epctx->next_bg]; 1262 #if 0 1263 DPRINTF("xhci: completing fg %d from bg %d.%d (stat: %d)\n", 1264 epctx->comp_xfer, epctx->next_bg, bg->cur_pkt, 1265 bg->usbxfer->iso_packet_desc[bg->cur_pkt].status 1266 ); 1267 #endif 1268 assert(epctx->type == ET_ISO_IN); 1269 assert(bg->iso_xfer); 1270 assert(bg->in_xfer); 1271 uint8_t *p = bg->data + bg->cur_pkt * bg->pktsize; 1272 #if 0 1273 int len = bg->usbxfer->iso_packet_desc[bg->cur_pkt].actual_length; 1274 fg->status = libusb_to_ccode(bg->usbxfer->iso_packet_desc[bg->cur_pkt].status); 1275 #else 1276 int len = 0; 1277 FIXME(); 1278 #endif 1279 fg->complete = 1; 1280 fg->backgrounded = 0; 1281 1282 if (fg->status == CC_STALL_ERROR) { 1283 xhci_stall_ep(fg); 1284 } 1285 1286 xhci_xfer_data(fg, p, len, 1, 0, 1); 1287 1288 epctx->comp_xfer++; 1289 if (epctx->comp_xfer == TD_QUEUE) { 1290 epctx->comp_xfer = 0; 1291 } 1292 DPRINTF("next fg xfer: %d\n", epctx->comp_xfer); 1293 bg->cur_pkt++; 1294 if (bg->cur_pkt == bg->pkts) { 1295 bg->complete = 0; 1296 if (xhci_submit(xhci, bg, epctx) < 0) { 1297 fprintf(stderr, "xhci: bg resubmit failed\n"); 1298 } 1299 epctx->next_bg++; 1300 if (epctx->next_bg == BG_XFERS) { 1301 epctx->next_bg = 0; 1302 } 1303 DPRINTF("next bg xfer: %d\n", epctx->next_bg); 1304 1305 xhci_kick_ep(xhci, fg->slotid, fg->epid); 1306 } 1307 } 1308 epctx->bg_updating = 0; 1309 } 1310 1311 #if 0 1312 static void xhci_xfer_cb(struct libusb_transfer *transfer) 1313 { 1314 XHCIState *xhci; 1315 XHCITransfer *xfer; 1316 1317 xfer = (XHCITransfer *)transfer->user_data; 1318 xhci = xfer->xhci; 1319 1320 DPRINTF("xhci_xfer_cb(slot=%d, ep=%d, status=%d)\n", xfer->slotid, 1321 xfer->epid, transfer->status); 1322 1323 assert(xfer->slotid >= 1 && xfer->slotid <= MAXSLOTS); 1324 assert(xfer->epid >= 1 && xfer->epid <= 31); 1325 1326 if (xfer->cancelled) { 1327 DPRINTF("xhci: transfer cancelled, not reporting anything\n"); 1328 xfer->running = 0; 1329 return; 1330 } 1331 1332 XHCIEPContext *epctx; 1333 XHCISlot *slot; 1334 slot = &xhci->slots[xfer->slotid-1]; 1335 assert(slot->eps[xfer->epid-1]); 1336 epctx = slot->eps[xfer->epid-1]; 1337 1338 if (xfer->bg_xfer) { 1339 DPRINTF("xhci: background transfer, updating\n"); 1340 xfer->complete = 1; 1341 xfer->running = 0; 1342 xhci_bg_update(xhci, epctx); 1343 return; 1344 } 1345 1346 if (xfer->iso_xfer) { 1347 transfer->status = transfer->iso_packet_desc[0].status; 1348 transfer->actual_length = transfer->iso_packet_desc[0].actual_length; 1349 } 1350 1351 xfer->status = libusb_to_ccode(transfer->status); 1352 1353 xfer->complete = 1; 1354 xfer->running = 0; 1355 1356 if (transfer->status == LIBUSB_TRANSFER_STALL) 1357 xhci_stall_ep(xhci, epctx, xfer); 1358 1359 DPRINTF("xhci: transfer actual length = %d\n", transfer->actual_length); 1360 1361 if (xfer->in_xfer) { 1362 if (xfer->epid == 1) { 1363 xhci_xfer_data(xhci, xfer, xfer->data + 8, 1364 transfer->actual_length, 1, 0, 1); 1365 } else { 1366 xhci_xfer_data(xhci, xfer, xfer->data, 1367 transfer->actual_length, 1, 0, 1); 1368 } 1369 } else { 1370 xhci_xfer_data(xhci, xfer, NULL, transfer->actual_length, 0, 0, 1); 1371 } 1372 1373 xhci_kick_ep(xhci, xfer->slotid, xfer->epid); 1374 } 1375 1376 static int xhci_hle_control(XHCIState *xhci, XHCITransfer *xfer, 1377 uint8_t bmRequestType, uint8_t bRequest, 1378 uint16_t wValue, uint16_t wIndex, uint16_t wLength) 1379 { 1380 uint16_t type_req = (bmRequestType << 8) | bRequest; 1381 1382 switch (type_req) { 1383 case 0x0000 | USB_REQ_SET_CONFIGURATION: 1384 DPRINTF("xhci: HLE switch configuration\n"); 1385 return xhci_switch_config(xhci, xfer->slotid, wValue) == 0; 1386 case 0x0100 | USB_REQ_SET_INTERFACE: 1387 DPRINTF("xhci: HLE set interface altsetting\n"); 1388 return xhci_set_iface_alt(xhci, xfer->slotid, wIndex, wValue) == 0; 1389 case 0x0200 | USB_REQ_CLEAR_FEATURE: 1390 if (wValue == 0) { // endpoint halt 1391 DPRINTF("xhci: HLE clear halt\n"); 1392 return xhci_clear_halt(xhci, xfer->slotid, wIndex); 1393 } 1394 case 0x0000 | USB_REQ_SET_ADDRESS: 1395 fprintf(stderr, "xhci: warn: illegal SET_ADDRESS request\n"); 1396 return 0; 1397 default: 1398 return 0; 1399 } 1400 } 1401 #endif 1402 1403 static int xhci_setup_packet(XHCITransfer *xfer, USBDevice *dev) 1404 { 1405 USBEndpoint *ep; 1406 int dir; 1407 1408 dir = xfer->in_xfer ? USB_TOKEN_IN : USB_TOKEN_OUT; 1409 ep = usb_ep_get(dev, dir, xfer->epid >> 1); 1410 usb_packet_setup(&xfer->packet, dir, ep); 1411 usb_packet_addbuf(&xfer->packet, xfer->data, xfer->data_length); 1412 DPRINTF("xhci: setup packet pid 0x%x addr %d ep %d\n", 1413 xfer->packet.pid, dev->addr, ep->nr); 1414 return 0; 1415 } 1416 1417 static int xhci_complete_packet(XHCITransfer *xfer, int ret) 1418 { 1419 if (ret == USB_RET_ASYNC) { 1420 xfer->running_async = 1; 1421 xfer->running_retry = 0; 1422 xfer->complete = 0; 1423 xfer->cancelled = 0; 1424 return 0; 1425 } else if (ret == USB_RET_NAK) { 1426 xfer->running_async = 0; 1427 xfer->running_retry = 1; 1428 xfer->complete = 0; 1429 xfer->cancelled = 0; 1430 return 0; 1431 } else { 1432 xfer->running_async = 0; 1433 xfer->running_retry = 0; 1434 xfer->complete = 1; 1435 } 1436 1437 if (ret >= 0) { 1438 xfer->status = CC_SUCCESS; 1439 xhci_xfer_data(xfer, xfer->data, ret, xfer->in_xfer, 0, 1); 1440 return 0; 1441 } 1442 1443 /* error */ 1444 switch (ret) { 1445 case USB_RET_NODEV: 1446 xfer->status = CC_USB_TRANSACTION_ERROR; 1447 xhci_xfer_data(xfer, xfer->data, 0, xfer->in_xfer, 0, 1); 1448 xhci_stall_ep(xfer); 1449 break; 1450 case USB_RET_STALL: 1451 xfer->status = CC_STALL_ERROR; 1452 xhci_xfer_data(xfer, xfer->data, 0, xfer->in_xfer, 0, 1); 1453 xhci_stall_ep(xfer); 1454 break; 1455 default: 1456 fprintf(stderr, "%s: FIXME: ret = %d\n", __FUNCTION__, ret); 1457 FIXME(); 1458 } 1459 return 0; 1460 } 1461 1462 static USBDevice *xhci_find_device(XHCIPort *port, uint8_t addr) 1463 { 1464 if (!(port->portsc & PORTSC_PED)) { 1465 return NULL; 1466 } 1467 return usb_find_device(&port->port, addr); 1468 } 1469 1470 static int xhci_fire_ctl_transfer(XHCIState *xhci, XHCITransfer *xfer) 1471 { 1472 XHCITRB *trb_setup, *trb_status; 1473 uint8_t bmRequestType; 1474 uint16_t wLength; 1475 XHCIPort *port; 1476 USBDevice *dev; 1477 int ret; 1478 1479 DPRINTF("xhci_fire_ctl_transfer(slot=%d)\n", xfer->slotid); 1480 1481 trb_setup = &xfer->trbs[0]; 1482 trb_status = &xfer->trbs[xfer->trb_count-1]; 1483 1484 /* at most one Event Data TRB allowed after STATUS */ 1485 if (TRB_TYPE(*trb_status) == TR_EVDATA && xfer->trb_count > 2) { 1486 trb_status--; 1487 } 1488 1489 /* do some sanity checks */ 1490 if (TRB_TYPE(*trb_setup) != TR_SETUP) { 1491 fprintf(stderr, "xhci: ep0 first TD not SETUP: %d\n", 1492 TRB_TYPE(*trb_setup)); 1493 return -1; 1494 } 1495 if (TRB_TYPE(*trb_status) != TR_STATUS) { 1496 fprintf(stderr, "xhci: ep0 last TD not STATUS: %d\n", 1497 TRB_TYPE(*trb_status)); 1498 return -1; 1499 } 1500 if (!(trb_setup->control & TRB_TR_IDT)) { 1501 fprintf(stderr, "xhci: Setup TRB doesn't have IDT set\n"); 1502 return -1; 1503 } 1504 if ((trb_setup->status & 0x1ffff) != 8) { 1505 fprintf(stderr, "xhci: Setup TRB has bad length (%d)\n", 1506 (trb_setup->status & 0x1ffff)); 1507 return -1; 1508 } 1509 1510 bmRequestType = trb_setup->parameter; 1511 wLength = trb_setup->parameter >> 48; 1512 1513 if (xfer->data && xfer->data_alloced < wLength) { 1514 xfer->data_alloced = 0; 1515 g_free(xfer->data); 1516 xfer->data = NULL; 1517 } 1518 if (!xfer->data) { 1519 DPRINTF("xhci: alloc %d bytes data\n", wLength); 1520 xfer->data = g_malloc(wLength+1); 1521 xfer->data_alloced = wLength; 1522 } 1523 xfer->data_length = wLength; 1524 1525 port = &xhci->ports[xhci->slots[xfer->slotid-1].port-1]; 1526 dev = xhci_find_device(port, xhci->slots[xfer->slotid-1].devaddr); 1527 if (!dev) { 1528 fprintf(stderr, "xhci: slot %d port %d has no device\n", xfer->slotid, 1529 xhci->slots[xfer->slotid-1].port); 1530 return -1; 1531 } 1532 1533 xfer->in_xfer = bmRequestType & USB_DIR_IN; 1534 xfer->iso_xfer = false; 1535 1536 xhci_setup_packet(xfer, dev); 1537 xfer->packet.parameter = trb_setup->parameter; 1538 if (!xfer->in_xfer) { 1539 xhci_xfer_data(xfer, xfer->data, wLength, 0, 1, 0); 1540 } 1541 1542 ret = usb_handle_packet(dev, &xfer->packet); 1543 1544 xhci_complete_packet(xfer, ret); 1545 if (!xfer->running_async && !xfer->running_retry) { 1546 xhci_kick_ep(xhci, xfer->slotid, xfer->epid); 1547 } 1548 return 0; 1549 } 1550 1551 static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx) 1552 { 1553 XHCIPort *port; 1554 USBDevice *dev; 1555 int ret; 1556 1557 DPRINTF("xhci_submit(slotid=%d,epid=%d)\n", xfer->slotid, xfer->epid); 1558 1559 xfer->in_xfer = epctx->type>>2; 1560 1561 if (xfer->data && xfer->data_alloced < xfer->data_length) { 1562 xfer->data_alloced = 0; 1563 g_free(xfer->data); 1564 xfer->data = NULL; 1565 } 1566 if (!xfer->data && xfer->data_length) { 1567 DPRINTF("xhci: alloc %d bytes data\n", xfer->data_length); 1568 xfer->data = g_malloc(xfer->data_length); 1569 xfer->data_alloced = xfer->data_length; 1570 } 1571 if (epctx->type == ET_ISO_IN || epctx->type == ET_ISO_OUT) { 1572 if (!xfer->bg_xfer) { 1573 xfer->pkts = 1; 1574 } 1575 } else { 1576 xfer->pkts = 0; 1577 } 1578 1579 port = &xhci->ports[xhci->slots[xfer->slotid-1].port-1]; 1580 dev = xhci_find_device(port, xhci->slots[xfer->slotid-1].devaddr); 1581 if (!dev) { 1582 fprintf(stderr, "xhci: slot %d port %d has no device\n", xfer->slotid, 1583 xhci->slots[xfer->slotid-1].port); 1584 return -1; 1585 } 1586 1587 xhci_setup_packet(xfer, dev); 1588 1589 switch(epctx->type) { 1590 case ET_INTR_OUT: 1591 case ET_INTR_IN: 1592 case ET_BULK_OUT: 1593 case ET_BULK_IN: 1594 break; 1595 case ET_ISO_OUT: 1596 case ET_ISO_IN: 1597 FIXME(); 1598 break; 1599 default: 1600 fprintf(stderr, "xhci: unknown or unhandled EP " 1601 "(type %d, in %d, ep %02x)\n", 1602 epctx->type, xfer->in_xfer, xfer->epid); 1603 return -1; 1604 } 1605 1606 if (!xfer->in_xfer) { 1607 xhci_xfer_data(xfer, xfer->data, xfer->data_length, 0, 1, 0); 1608 } 1609 ret = usb_handle_packet(dev, &xfer->packet); 1610 1611 xhci_complete_packet(xfer, ret); 1612 if (!xfer->running_async && !xfer->running_retry) { 1613 xhci_kick_ep(xhci, xfer->slotid, xfer->epid); 1614 } 1615 return 0; 1616 } 1617 1618 static int xhci_fire_transfer(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx) 1619 { 1620 int i; 1621 unsigned int length = 0; 1622 XHCITRB *trb; 1623 1624 DPRINTF("xhci_fire_transfer(slotid=%d,epid=%d)\n", xfer->slotid, xfer->epid); 1625 1626 for (i = 0; i < xfer->trb_count; i++) { 1627 trb = &xfer->trbs[i]; 1628 if (TRB_TYPE(*trb) == TR_NORMAL || TRB_TYPE(*trb) == TR_ISOCH) { 1629 length += trb->status & 0x1ffff; 1630 } 1631 } 1632 DPRINTF("xhci: total TD length=%d\n", length); 1633 1634 if (!epctx->has_bg) { 1635 xfer->data_length = length; 1636 xfer->backgrounded = 0; 1637 return xhci_submit(xhci, xfer, epctx); 1638 } else { 1639 if (!epctx->bg_running) { 1640 for (i = 0; i < BG_XFERS; i++) { 1641 XHCITransfer *t = &epctx->bg_transfers[i]; 1642 t->xhci = xhci; 1643 t->epid = xfer->epid; 1644 t->slotid = xfer->slotid; 1645 t->pkts = BG_PKTS; 1646 t->pktsize = epctx->max_psize; 1647 t->data_length = t->pkts * t->pktsize; 1648 t->bg_xfer = 1; 1649 if (xhci_submit(xhci, t, epctx) < 0) { 1650 fprintf(stderr, "xhci: bg submit failed\n"); 1651 return -1; 1652 } 1653 } 1654 epctx->bg_running = 1; 1655 } 1656 xfer->backgrounded = 1; 1657 xhci_bg_update(xhci, epctx); 1658 return 0; 1659 } 1660 } 1661 1662 static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid, unsigned int epid) 1663 { 1664 XHCIEPContext *epctx; 1665 int length; 1666 int i; 1667 1668 assert(slotid >= 1 && slotid <= MAXSLOTS); 1669 assert(epid >= 1 && epid <= 31); 1670 DPRINTF("xhci_kick_ep(%d, %d)\n", slotid, epid); 1671 1672 if (!xhci->slots[slotid-1].enabled) { 1673 fprintf(stderr, "xhci: xhci_kick_ep for disabled slot %d\n", slotid); 1674 return; 1675 } 1676 epctx = xhci->slots[slotid-1].eps[epid-1]; 1677 if (!epctx) { 1678 fprintf(stderr, "xhci: xhci_kick_ep for disabled endpoint %d,%d\n", 1679 epid, slotid); 1680 return; 1681 } 1682 1683 if (epctx->retry) { 1684 /* retry nak'ed transfer */ 1685 XHCITransfer *xfer = epctx->retry; 1686 int result; 1687 1688 DPRINTF("xhci: retry nack'ed transfer ...\n"); 1689 assert(xfer->running_retry); 1690 xhci_setup_packet(xfer, xfer->packet.ep->dev); 1691 result = usb_handle_packet(xfer->packet.ep->dev, &xfer->packet); 1692 if (result == USB_RET_NAK) { 1693 DPRINTF("xhci: ... xfer still nacked\n"); 1694 return; 1695 } 1696 DPRINTF("xhci: ... result %d\n", result); 1697 xhci_complete_packet(xfer, result); 1698 assert(!xfer->running_retry); 1699 epctx->retry = NULL; 1700 } 1701 1702 if (epctx->state == EP_HALTED) { 1703 DPRINTF("xhci: ep halted, not running schedule\n"); 1704 return; 1705 } 1706 1707 xhci_set_ep_state(xhci, epctx, EP_RUNNING); 1708 1709 while (1) { 1710 XHCITransfer *xfer = &epctx->transfers[epctx->next_xfer]; 1711 if (xfer->running_async || xfer->running_retry || xfer->backgrounded) { 1712 DPRINTF("xhci: ep is busy (#%d,%d,%d,%d)\n", 1713 epctx->next_xfer, xfer->running_async, 1714 xfer->running_retry, xfer->backgrounded); 1715 break; 1716 } else { 1717 DPRINTF("xhci: ep: using #%d\n", epctx->next_xfer); 1718 } 1719 length = xhci_ring_chain_length(xhci, &epctx->ring); 1720 if (length < 0) { 1721 DPRINTF("xhci: incomplete TD (%d TRBs)\n", -length); 1722 break; 1723 } else if (length == 0) { 1724 break; 1725 } 1726 DPRINTF("xhci: fetching %d-TRB TD\n", length); 1727 if (xfer->trbs && xfer->trb_alloced < length) { 1728 xfer->trb_count = 0; 1729 xfer->trb_alloced = 0; 1730 g_free(xfer->trbs); 1731 xfer->trbs = NULL; 1732 } 1733 if (!xfer->trbs) { 1734 xfer->trbs = g_malloc(sizeof(XHCITRB) * length); 1735 xfer->trb_alloced = length; 1736 } 1737 xfer->trb_count = length; 1738 1739 for (i = 0; i < length; i++) { 1740 assert(xhci_ring_fetch(xhci, &epctx->ring, &xfer->trbs[i], NULL)); 1741 } 1742 xfer->xhci = xhci; 1743 xfer->epid = epid; 1744 xfer->slotid = slotid; 1745 1746 if (epid == 1) { 1747 if (xhci_fire_ctl_transfer(xhci, xfer) >= 0) { 1748 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE; 1749 } else { 1750 fprintf(stderr, "xhci: error firing CTL transfer\n"); 1751 } 1752 } else { 1753 if (xhci_fire_transfer(xhci, xfer, epctx) >= 0) { 1754 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE; 1755 } else { 1756 fprintf(stderr, "xhci: error firing data transfer\n"); 1757 } 1758 } 1759 1760 if (epctx->state == EP_HALTED) { 1761 DPRINTF("xhci: ep halted, stopping schedule\n"); 1762 break; 1763 } 1764 if (xfer->running_retry) { 1765 DPRINTF("xhci: xfer nacked, stopping schedule\n"); 1766 epctx->retry = xfer; 1767 break; 1768 } 1769 } 1770 } 1771 1772 static TRBCCode xhci_enable_slot(XHCIState *xhci, unsigned int slotid) 1773 { 1774 assert(slotid >= 1 && slotid <= MAXSLOTS); 1775 DPRINTF("xhci_enable_slot(%d)\n", slotid); 1776 xhci->slots[slotid-1].enabled = 1; 1777 xhci->slots[slotid-1].port = 0; 1778 memset(xhci->slots[slotid-1].eps, 0, sizeof(XHCIEPContext*)*31); 1779 1780 return CC_SUCCESS; 1781 } 1782 1783 static TRBCCode xhci_disable_slot(XHCIState *xhci, unsigned int slotid) 1784 { 1785 int i; 1786 1787 assert(slotid >= 1 && slotid <= MAXSLOTS); 1788 DPRINTF("xhci_disable_slot(%d)\n", slotid); 1789 1790 for (i = 1; i <= 31; i++) { 1791 if (xhci->slots[slotid-1].eps[i-1]) { 1792 xhci_disable_ep(xhci, slotid, i); 1793 } 1794 } 1795 1796 xhci->slots[slotid-1].enabled = 0; 1797 return CC_SUCCESS; 1798 } 1799 1800 static TRBCCode xhci_address_slot(XHCIState *xhci, unsigned int slotid, 1801 uint64_t pictx, bool bsr) 1802 { 1803 XHCISlot *slot; 1804 USBDevice *dev; 1805 dma_addr_t ictx, octx, dcbaap; 1806 uint64_t poctx; 1807 uint32_t ictl_ctx[2]; 1808 uint32_t slot_ctx[4]; 1809 uint32_t ep0_ctx[5]; 1810 unsigned int port; 1811 int i; 1812 TRBCCode res; 1813 1814 assert(slotid >= 1 && slotid <= MAXSLOTS); 1815 DPRINTF("xhci_address_slot(%d)\n", slotid); 1816 1817 dcbaap = xhci_addr64(xhci->dcbaap_low, xhci->dcbaap_high); 1818 pci_dma_read(&xhci->pci_dev, dcbaap + 8*slotid, &poctx, sizeof(poctx)); 1819 ictx = xhci_mask64(pictx); 1820 octx = xhci_mask64(le64_to_cpu(poctx)); 1821 1822 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx); 1823 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx); 1824 1825 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx)); 1826 1827 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] != 0x3) { 1828 fprintf(stderr, "xhci: invalid input context control %08x %08x\n", 1829 ictl_ctx[0], ictl_ctx[1]); 1830 return CC_TRB_ERROR; 1831 } 1832 1833 pci_dma_read(&xhci->pci_dev, ictx+32, slot_ctx, sizeof(slot_ctx)); 1834 pci_dma_read(&xhci->pci_dev, ictx+64, ep0_ctx, sizeof(ep0_ctx)); 1835 1836 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n", 1837 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 1838 1839 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n", 1840 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]); 1841 1842 port = (slot_ctx[1]>>16) & 0xFF; 1843 dev = xhci->ports[port-1].port.dev; 1844 1845 if (port < 1 || port > MAXPORTS) { 1846 fprintf(stderr, "xhci: bad port %d\n", port); 1847 return CC_TRB_ERROR; 1848 } else if (!dev) { 1849 fprintf(stderr, "xhci: port %d not connected\n", port); 1850 return CC_USB_TRANSACTION_ERROR; 1851 } 1852 1853 for (i = 0; i < MAXSLOTS; i++) { 1854 if (xhci->slots[i].port == port) { 1855 fprintf(stderr, "xhci: port %d already assigned to slot %d\n", 1856 port, i+1); 1857 return CC_TRB_ERROR; 1858 } 1859 } 1860 1861 slot = &xhci->slots[slotid-1]; 1862 slot->port = port; 1863 slot->ctx = octx; 1864 1865 if (bsr) { 1866 slot_ctx[3] = SLOT_DEFAULT << SLOT_STATE_SHIFT; 1867 } else { 1868 slot->devaddr = xhci->devaddr++; 1869 slot_ctx[3] = (SLOT_ADDRESSED << SLOT_STATE_SHIFT) | slot->devaddr; 1870 DPRINTF("xhci: device address is %d\n", slot->devaddr); 1871 usb_device_handle_control(dev, NULL, 1872 DeviceOutRequest | USB_REQ_SET_ADDRESS, 1873 slot->devaddr, 0, 0, NULL); 1874 } 1875 1876 res = xhci_enable_ep(xhci, slotid, 1, octx+32, ep0_ctx); 1877 1878 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n", 1879 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 1880 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n", 1881 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]); 1882 1883 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 1884 pci_dma_write(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx)); 1885 1886 return res; 1887 } 1888 1889 1890 static TRBCCode xhci_configure_slot(XHCIState *xhci, unsigned int slotid, 1891 uint64_t pictx, bool dc) 1892 { 1893 dma_addr_t ictx, octx; 1894 uint32_t ictl_ctx[2]; 1895 uint32_t slot_ctx[4]; 1896 uint32_t islot_ctx[4]; 1897 uint32_t ep_ctx[5]; 1898 int i; 1899 TRBCCode res; 1900 1901 assert(slotid >= 1 && slotid <= MAXSLOTS); 1902 DPRINTF("xhci_configure_slot(%d)\n", slotid); 1903 1904 ictx = xhci_mask64(pictx); 1905 octx = xhci->slots[slotid-1].ctx; 1906 1907 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx); 1908 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx); 1909 1910 if (dc) { 1911 for (i = 2; i <= 31; i++) { 1912 if (xhci->slots[slotid-1].eps[i-1]) { 1913 xhci_disable_ep(xhci, slotid, i); 1914 } 1915 } 1916 1917 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 1918 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT); 1919 slot_ctx[3] |= SLOT_ADDRESSED << SLOT_STATE_SHIFT; 1920 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n", 1921 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 1922 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 1923 1924 return CC_SUCCESS; 1925 } 1926 1927 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx)); 1928 1929 if ((ictl_ctx[0] & 0x3) != 0x0 || (ictl_ctx[1] & 0x3) != 0x1) { 1930 fprintf(stderr, "xhci: invalid input context control %08x %08x\n", 1931 ictl_ctx[0], ictl_ctx[1]); 1932 return CC_TRB_ERROR; 1933 } 1934 1935 pci_dma_read(&xhci->pci_dev, ictx+32, islot_ctx, sizeof(islot_ctx)); 1936 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 1937 1938 if (SLOT_STATE(slot_ctx[3]) < SLOT_ADDRESSED) { 1939 fprintf(stderr, "xhci: invalid slot state %08x\n", slot_ctx[3]); 1940 return CC_CONTEXT_STATE_ERROR; 1941 } 1942 1943 for (i = 2; i <= 31; i++) { 1944 if (ictl_ctx[0] & (1<<i)) { 1945 xhci_disable_ep(xhci, slotid, i); 1946 } 1947 if (ictl_ctx[1] & (1<<i)) { 1948 pci_dma_read(&xhci->pci_dev, ictx+32+(32*i), ep_ctx, 1949 sizeof(ep_ctx)); 1950 DPRINTF("xhci: input ep%d.%d context: %08x %08x %08x %08x %08x\n", 1951 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2], 1952 ep_ctx[3], ep_ctx[4]); 1953 xhci_disable_ep(xhci, slotid, i); 1954 res = xhci_enable_ep(xhci, slotid, i, octx+(32*i), ep_ctx); 1955 if (res != CC_SUCCESS) { 1956 return res; 1957 } 1958 DPRINTF("xhci: output ep%d.%d context: %08x %08x %08x %08x %08x\n", 1959 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2], 1960 ep_ctx[3], ep_ctx[4]); 1961 pci_dma_write(&xhci->pci_dev, octx+(32*i), ep_ctx, sizeof(ep_ctx)); 1962 } 1963 } 1964 1965 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT); 1966 slot_ctx[3] |= SLOT_CONFIGURED << SLOT_STATE_SHIFT; 1967 slot_ctx[0] &= ~(SLOT_CONTEXT_ENTRIES_MASK << SLOT_CONTEXT_ENTRIES_SHIFT); 1968 slot_ctx[0] |= islot_ctx[0] & (SLOT_CONTEXT_ENTRIES_MASK << 1969 SLOT_CONTEXT_ENTRIES_SHIFT); 1970 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n", 1971 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 1972 1973 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 1974 1975 return CC_SUCCESS; 1976 } 1977 1978 1979 static TRBCCode xhci_evaluate_slot(XHCIState *xhci, unsigned int slotid, 1980 uint64_t pictx) 1981 { 1982 dma_addr_t ictx, octx; 1983 uint32_t ictl_ctx[2]; 1984 uint32_t iep0_ctx[5]; 1985 uint32_t ep0_ctx[5]; 1986 uint32_t islot_ctx[4]; 1987 uint32_t slot_ctx[4]; 1988 1989 assert(slotid >= 1 && slotid <= MAXSLOTS); 1990 DPRINTF("xhci_evaluate_slot(%d)\n", slotid); 1991 1992 ictx = xhci_mask64(pictx); 1993 octx = xhci->slots[slotid-1].ctx; 1994 1995 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx); 1996 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx); 1997 1998 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx)); 1999 2000 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] & ~0x3) { 2001 fprintf(stderr, "xhci: invalid input context control %08x %08x\n", 2002 ictl_ctx[0], ictl_ctx[1]); 2003 return CC_TRB_ERROR; 2004 } 2005 2006 if (ictl_ctx[1] & 0x1) { 2007 pci_dma_read(&xhci->pci_dev, ictx+32, islot_ctx, sizeof(islot_ctx)); 2008 2009 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n", 2010 islot_ctx[0], islot_ctx[1], islot_ctx[2], islot_ctx[3]); 2011 2012 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 2013 2014 slot_ctx[1] &= ~0xFFFF; /* max exit latency */ 2015 slot_ctx[1] |= islot_ctx[1] & 0xFFFF; 2016 slot_ctx[2] &= ~0xFF00000; /* interrupter target */ 2017 slot_ctx[2] |= islot_ctx[2] & 0xFF000000; 2018 2019 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n", 2020 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 2021 2022 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 2023 } 2024 2025 if (ictl_ctx[1] & 0x2) { 2026 pci_dma_read(&xhci->pci_dev, ictx+64, iep0_ctx, sizeof(iep0_ctx)); 2027 2028 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n", 2029 iep0_ctx[0], iep0_ctx[1], iep0_ctx[2], 2030 iep0_ctx[3], iep0_ctx[4]); 2031 2032 pci_dma_read(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx)); 2033 2034 ep0_ctx[1] &= ~0xFFFF0000; /* max packet size*/ 2035 ep0_ctx[1] |= iep0_ctx[1] & 0xFFFF0000; 2036 2037 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n", 2038 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]); 2039 2040 pci_dma_write(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx)); 2041 } 2042 2043 return CC_SUCCESS; 2044 } 2045 2046 static TRBCCode xhci_reset_slot(XHCIState *xhci, unsigned int slotid) 2047 { 2048 uint32_t slot_ctx[4]; 2049 dma_addr_t octx; 2050 int i; 2051 2052 assert(slotid >= 1 && slotid <= MAXSLOTS); 2053 DPRINTF("xhci_reset_slot(%d)\n", slotid); 2054 2055 octx = xhci->slots[slotid-1].ctx; 2056 2057 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx); 2058 2059 for (i = 2; i <= 31; i++) { 2060 if (xhci->slots[slotid-1].eps[i-1]) { 2061 xhci_disable_ep(xhci, slotid, i); 2062 } 2063 } 2064 2065 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 2066 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT); 2067 slot_ctx[3] |= SLOT_DEFAULT << SLOT_STATE_SHIFT; 2068 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n", 2069 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]); 2070 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx)); 2071 2072 return CC_SUCCESS; 2073 } 2074 2075 static unsigned int xhci_get_slot(XHCIState *xhci, XHCIEvent *event, XHCITRB *trb) 2076 { 2077 unsigned int slotid; 2078 slotid = (trb->control >> TRB_CR_SLOTID_SHIFT) & TRB_CR_SLOTID_MASK; 2079 if (slotid < 1 || slotid > MAXSLOTS) { 2080 fprintf(stderr, "xhci: bad slot id %d\n", slotid); 2081 event->ccode = CC_TRB_ERROR; 2082 return 0; 2083 } else if (!xhci->slots[slotid-1].enabled) { 2084 fprintf(stderr, "xhci: slot id %d not enabled\n", slotid); 2085 event->ccode = CC_SLOT_NOT_ENABLED_ERROR; 2086 return 0; 2087 } 2088 return slotid; 2089 } 2090 2091 static TRBCCode xhci_get_port_bandwidth(XHCIState *xhci, uint64_t pctx) 2092 { 2093 dma_addr_t ctx; 2094 uint8_t bw_ctx[MAXPORTS+1]; 2095 2096 DPRINTF("xhci_get_port_bandwidth()\n"); 2097 2098 ctx = xhci_mask64(pctx); 2099 2100 DPRINTF("xhci: bandwidth context at "DMA_ADDR_FMT"\n", ctx); 2101 2102 /* TODO: actually implement real values here */ 2103 bw_ctx[0] = 0; 2104 memset(&bw_ctx[1], 80, MAXPORTS); /* 80% */ 2105 pci_dma_write(&xhci->pci_dev, ctx, bw_ctx, sizeof(bw_ctx)); 2106 2107 return CC_SUCCESS; 2108 } 2109 2110 static uint32_t rotl(uint32_t v, unsigned count) 2111 { 2112 count &= 31; 2113 return (v << count) | (v >> (32 - count)); 2114 } 2115 2116 2117 static uint32_t xhci_nec_challenge(uint32_t hi, uint32_t lo) 2118 { 2119 uint32_t val; 2120 val = rotl(lo - 0x49434878, 32 - ((hi>>8) & 0x1F)); 2121 val += rotl(lo + 0x49434878, hi & 0x1F); 2122 val -= rotl(hi ^ 0x49434878, (lo >> 16) & 0x1F); 2123 return ~val; 2124 } 2125 2126 static void xhci_via_challenge(XHCIState *xhci, uint64_t addr) 2127 { 2128 uint32_t buf[8]; 2129 uint32_t obuf[8]; 2130 dma_addr_t paddr = xhci_mask64(addr); 2131 2132 pci_dma_read(&xhci->pci_dev, paddr, &buf, 32); 2133 2134 memcpy(obuf, buf, sizeof(obuf)); 2135 2136 if ((buf[0] & 0xff) == 2) { 2137 obuf[0] = 0x49932000 + 0x54dc200 * buf[2] + 0x7429b578 * buf[3]; 2138 obuf[0] |= (buf[2] * buf[3]) & 0xff; 2139 obuf[1] = 0x0132bb37 + 0xe89 * buf[2] + 0xf09 * buf[3]; 2140 obuf[2] = 0x0066c2e9 + 0x2091 * buf[2] + 0x19bd * buf[3]; 2141 obuf[3] = 0xd5281342 + 0x2cc9691 * buf[2] + 0x2367662 * buf[3]; 2142 obuf[4] = 0x0123c75c + 0x1595 * buf[2] + 0x19ec * buf[3]; 2143 obuf[5] = 0x00f695de + 0x26fd * buf[2] + 0x3e9 * buf[3]; 2144 obuf[6] = obuf[2] ^ obuf[3] ^ 0x29472956; 2145 obuf[7] = obuf[2] ^ obuf[3] ^ 0x65866593; 2146 } 2147 2148 pci_dma_write(&xhci->pci_dev, paddr, &obuf, 32); 2149 } 2150 2151 static void xhci_process_commands(XHCIState *xhci) 2152 { 2153 XHCITRB trb; 2154 TRBType type; 2155 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_SUCCESS}; 2156 dma_addr_t addr; 2157 unsigned int i, slotid = 0; 2158 2159 DPRINTF("xhci_process_commands()\n"); 2160 if (!xhci_running(xhci)) { 2161 DPRINTF("xhci_process_commands() called while xHC stopped or paused\n"); 2162 return; 2163 } 2164 2165 xhci->crcr_low |= CRCR_CRR; 2166 2167 while ((type = xhci_ring_fetch(xhci, &xhci->cmd_ring, &trb, &addr))) { 2168 event.ptr = addr; 2169 switch (type) { 2170 case CR_ENABLE_SLOT: 2171 for (i = 0; i < MAXSLOTS; i++) { 2172 if (!xhci->slots[i].enabled) { 2173 break; 2174 } 2175 } 2176 if (i >= MAXSLOTS) { 2177 fprintf(stderr, "xhci: no device slots available\n"); 2178 event.ccode = CC_NO_SLOTS_ERROR; 2179 } else { 2180 slotid = i+1; 2181 event.ccode = xhci_enable_slot(xhci, slotid); 2182 } 2183 break; 2184 case CR_DISABLE_SLOT: 2185 slotid = xhci_get_slot(xhci, &event, &trb); 2186 if (slotid) { 2187 event.ccode = xhci_disable_slot(xhci, slotid); 2188 } 2189 break; 2190 case CR_ADDRESS_DEVICE: 2191 slotid = xhci_get_slot(xhci, &event, &trb); 2192 if (slotid) { 2193 event.ccode = xhci_address_slot(xhci, slotid, trb.parameter, 2194 trb.control & TRB_CR_BSR); 2195 } 2196 break; 2197 case CR_CONFIGURE_ENDPOINT: 2198 slotid = xhci_get_slot(xhci, &event, &trb); 2199 if (slotid) { 2200 event.ccode = xhci_configure_slot(xhci, slotid, trb.parameter, 2201 trb.control & TRB_CR_DC); 2202 } 2203 break; 2204 case CR_EVALUATE_CONTEXT: 2205 slotid = xhci_get_slot(xhci, &event, &trb); 2206 if (slotid) { 2207 event.ccode = xhci_evaluate_slot(xhci, slotid, trb.parameter); 2208 } 2209 break; 2210 case CR_STOP_ENDPOINT: 2211 slotid = xhci_get_slot(xhci, &event, &trb); 2212 if (slotid) { 2213 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT) 2214 & TRB_CR_EPID_MASK; 2215 event.ccode = xhci_stop_ep(xhci, slotid, epid); 2216 } 2217 break; 2218 case CR_RESET_ENDPOINT: 2219 slotid = xhci_get_slot(xhci, &event, &trb); 2220 if (slotid) { 2221 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT) 2222 & TRB_CR_EPID_MASK; 2223 event.ccode = xhci_reset_ep(xhci, slotid, epid); 2224 } 2225 break; 2226 case CR_SET_TR_DEQUEUE: 2227 slotid = xhci_get_slot(xhci, &event, &trb); 2228 if (slotid) { 2229 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT) 2230 & TRB_CR_EPID_MASK; 2231 event.ccode = xhci_set_ep_dequeue(xhci, slotid, epid, 2232 trb.parameter); 2233 } 2234 break; 2235 case CR_RESET_DEVICE: 2236 slotid = xhci_get_slot(xhci, &event, &trb); 2237 if (slotid) { 2238 event.ccode = xhci_reset_slot(xhci, slotid); 2239 } 2240 break; 2241 case CR_GET_PORT_BANDWIDTH: 2242 event.ccode = xhci_get_port_bandwidth(xhci, trb.parameter); 2243 break; 2244 case CR_VENDOR_VIA_CHALLENGE_RESPONSE: 2245 xhci_via_challenge(xhci, trb.parameter); 2246 break; 2247 case CR_VENDOR_NEC_FIRMWARE_REVISION: 2248 event.type = 48; /* NEC reply */ 2249 event.length = 0x3025; 2250 break; 2251 case CR_VENDOR_NEC_CHALLENGE_RESPONSE: 2252 { 2253 uint32_t chi = trb.parameter >> 32; 2254 uint32_t clo = trb.parameter; 2255 uint32_t val = xhci_nec_challenge(chi, clo); 2256 event.length = val & 0xFFFF; 2257 event.epid = val >> 16; 2258 slotid = val >> 24; 2259 event.type = 48; /* NEC reply */ 2260 } 2261 break; 2262 default: 2263 fprintf(stderr, "xhci: unimplemented command %d\n", type); 2264 event.ccode = CC_TRB_ERROR; 2265 break; 2266 } 2267 event.slotid = slotid; 2268 xhci_event(xhci, &event); 2269 } 2270 } 2271 2272 static void xhci_update_port(XHCIState *xhci, XHCIPort *port, int is_detach) 2273 { 2274 int nr = port->port.index + 1; 2275 2276 port->portsc = PORTSC_PP; 2277 if (port->port.dev && port->port.dev->attached && !is_detach) { 2278 port->portsc |= PORTSC_CCS; 2279 switch (port->port.dev->speed) { 2280 case USB_SPEED_LOW: 2281 port->portsc |= PORTSC_SPEED_LOW; 2282 break; 2283 case USB_SPEED_FULL: 2284 port->portsc |= PORTSC_SPEED_FULL; 2285 break; 2286 case USB_SPEED_HIGH: 2287 port->portsc |= PORTSC_SPEED_HIGH; 2288 break; 2289 } 2290 } 2291 2292 if (xhci_running(xhci)) { 2293 port->portsc |= PORTSC_CSC; 2294 XHCIEvent ev = { ER_PORT_STATUS_CHANGE, CC_SUCCESS, nr << 24}; 2295 xhci_event(xhci, &ev); 2296 DPRINTF("xhci: port change event for port %d\n", nr); 2297 } 2298 } 2299 2300 static void xhci_reset(DeviceState *dev) 2301 { 2302 XHCIState *xhci = DO_UPCAST(XHCIState, pci_dev.qdev, dev); 2303 int i; 2304 2305 trace_usb_xhci_reset(); 2306 if (!(xhci->usbsts & USBSTS_HCH)) { 2307 fprintf(stderr, "xhci: reset while running!\n"); 2308 } 2309 2310 xhci->usbcmd = 0; 2311 xhci->usbsts = USBSTS_HCH; 2312 xhci->dnctrl = 0; 2313 xhci->crcr_low = 0; 2314 xhci->crcr_high = 0; 2315 xhci->dcbaap_low = 0; 2316 xhci->dcbaap_high = 0; 2317 xhci->config = 0; 2318 xhci->devaddr = 2; 2319 2320 for (i = 0; i < MAXSLOTS; i++) { 2321 xhci_disable_slot(xhci, i+1); 2322 } 2323 2324 for (i = 0; i < MAXPORTS; i++) { 2325 xhci_update_port(xhci, xhci->ports + i, 0); 2326 } 2327 2328 xhci->mfindex = 0; 2329 xhci->iman = 0; 2330 xhci->imod = 0; 2331 xhci->erstsz = 0; 2332 xhci->erstba_low = 0; 2333 xhci->erstba_high = 0; 2334 xhci->erdp_low = 0; 2335 xhci->erdp_high = 0; 2336 2337 xhci->er_ep_idx = 0; 2338 xhci->er_pcs = 1; 2339 xhci->er_full = 0; 2340 xhci->ev_buffer_put = 0; 2341 xhci->ev_buffer_get = 0; 2342 } 2343 2344 static uint32_t xhci_cap_read(XHCIState *xhci, uint32_t reg) 2345 { 2346 uint32_t ret; 2347 2348 switch (reg) { 2349 case 0x00: /* HCIVERSION, CAPLENGTH */ 2350 ret = 0x01000000 | LEN_CAP; 2351 break; 2352 case 0x04: /* HCSPARAMS 1 */ 2353 ret = (MAXPORTS<<24) | (MAXINTRS<<8) | MAXSLOTS; 2354 break; 2355 case 0x08: /* HCSPARAMS 2 */ 2356 ret = 0x0000000f; 2357 break; 2358 case 0x0c: /* HCSPARAMS 3 */ 2359 ret = 0x00000000; 2360 break; 2361 case 0x10: /* HCCPARAMS */ 2362 if (sizeof(dma_addr_t) == 4) { 2363 ret = 0x00081000; 2364 } else { 2365 ret = 0x00081001; 2366 } 2367 break; 2368 case 0x14: /* DBOFF */ 2369 ret = OFF_DOORBELL; 2370 break; 2371 case 0x18: /* RTSOFF */ 2372 ret = OFF_RUNTIME; 2373 break; 2374 2375 /* extended capabilities */ 2376 case 0x20: /* Supported Protocol:00 */ 2377 ret = 0x02000402; /* USB 2.0 */ 2378 break; 2379 case 0x24: /* Supported Protocol:04 */ 2380 ret = 0x20425455; /* "USB " */ 2381 break; 2382 case 0x28: /* Supported Protocol:08 */ 2383 ret = 0x00000001 | (USB2_PORTS<<8); 2384 break; 2385 case 0x2c: /* Supported Protocol:0c */ 2386 ret = 0x00000000; /* reserved */ 2387 break; 2388 case 0x30: /* Supported Protocol:00 */ 2389 ret = 0x03000002; /* USB 3.0 */ 2390 break; 2391 case 0x34: /* Supported Protocol:04 */ 2392 ret = 0x20425455; /* "USB " */ 2393 break; 2394 case 0x38: /* Supported Protocol:08 */ 2395 ret = 0x00000000 | (USB2_PORTS+1) | (USB3_PORTS<<8); 2396 break; 2397 case 0x3c: /* Supported Protocol:0c */ 2398 ret = 0x00000000; /* reserved */ 2399 break; 2400 default: 2401 fprintf(stderr, "xhci_cap_read: reg %d unimplemented\n", reg); 2402 ret = 0; 2403 } 2404 2405 trace_usb_xhci_cap_read(reg, ret); 2406 return ret; 2407 } 2408 2409 static uint32_t xhci_port_read(XHCIState *xhci, uint32_t reg) 2410 { 2411 uint32_t port = reg >> 4; 2412 uint32_t ret; 2413 2414 if (port >= MAXPORTS) { 2415 fprintf(stderr, "xhci_port_read: port %d out of bounds\n", port); 2416 ret = 0; 2417 goto out; 2418 } 2419 2420 switch (reg & 0xf) { 2421 case 0x00: /* PORTSC */ 2422 ret = xhci->ports[port].portsc; 2423 break; 2424 case 0x04: /* PORTPMSC */ 2425 case 0x08: /* PORTLI */ 2426 ret = 0; 2427 break; 2428 case 0x0c: /* reserved */ 2429 default: 2430 fprintf(stderr, "xhci_port_read (port %d): reg 0x%x unimplemented\n", 2431 port, reg); 2432 ret = 0; 2433 } 2434 2435 out: 2436 trace_usb_xhci_port_read(port, reg & 0x0f, ret); 2437 return ret; 2438 } 2439 2440 static void xhci_port_write(XHCIState *xhci, uint32_t reg, uint32_t val) 2441 { 2442 uint32_t port = reg >> 4; 2443 uint32_t portsc; 2444 2445 trace_usb_xhci_port_write(port, reg & 0x0f, val); 2446 2447 if (port >= MAXPORTS) { 2448 fprintf(stderr, "xhci_port_read: port %d out of bounds\n", port); 2449 return; 2450 } 2451 2452 switch (reg & 0xf) { 2453 case 0x00: /* PORTSC */ 2454 portsc = xhci->ports[port].portsc; 2455 /* write-1-to-clear bits*/ 2456 portsc &= ~(val & (PORTSC_CSC|PORTSC_PEC|PORTSC_WRC|PORTSC_OCC| 2457 PORTSC_PRC|PORTSC_PLC|PORTSC_CEC)); 2458 if (val & PORTSC_LWS) { 2459 /* overwrite PLS only when LWS=1 */ 2460 portsc &= ~(PORTSC_PLS_MASK << PORTSC_PLS_SHIFT); 2461 portsc |= val & (PORTSC_PLS_MASK << PORTSC_PLS_SHIFT); 2462 } 2463 /* read/write bits */ 2464 portsc &= ~(PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE); 2465 portsc |= (val & (PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE)); 2466 /* write-1-to-start bits */ 2467 if (val & PORTSC_PR) { 2468 DPRINTF("xhci: port %d reset\n", port); 2469 usb_device_reset(xhci->ports[port].port.dev); 2470 portsc |= PORTSC_PRC | PORTSC_PED; 2471 } 2472 xhci->ports[port].portsc = portsc; 2473 break; 2474 case 0x04: /* PORTPMSC */ 2475 case 0x08: /* PORTLI */ 2476 default: 2477 fprintf(stderr, "xhci_port_write (port %d): reg 0x%x unimplemented\n", 2478 port, reg); 2479 } 2480 } 2481 2482 static uint32_t xhci_oper_read(XHCIState *xhci, uint32_t reg) 2483 { 2484 uint32_t ret; 2485 2486 if (reg >= 0x400) { 2487 return xhci_port_read(xhci, reg - 0x400); 2488 } 2489 2490 switch (reg) { 2491 case 0x00: /* USBCMD */ 2492 ret = xhci->usbcmd; 2493 break; 2494 case 0x04: /* USBSTS */ 2495 ret = xhci->usbsts; 2496 break; 2497 case 0x08: /* PAGESIZE */ 2498 ret = 1; /* 4KiB */ 2499 break; 2500 case 0x14: /* DNCTRL */ 2501 ret = xhci->dnctrl; 2502 break; 2503 case 0x18: /* CRCR low */ 2504 ret = xhci->crcr_low & ~0xe; 2505 break; 2506 case 0x1c: /* CRCR high */ 2507 ret = xhci->crcr_high; 2508 break; 2509 case 0x30: /* DCBAAP low */ 2510 ret = xhci->dcbaap_low; 2511 break; 2512 case 0x34: /* DCBAAP high */ 2513 ret = xhci->dcbaap_high; 2514 break; 2515 case 0x38: /* CONFIG */ 2516 ret = xhci->config; 2517 break; 2518 default: 2519 fprintf(stderr, "xhci_oper_read: reg 0x%x unimplemented\n", reg); 2520 ret = 0; 2521 } 2522 2523 trace_usb_xhci_oper_read(reg, ret); 2524 return ret; 2525 } 2526 2527 static void xhci_oper_write(XHCIState *xhci, uint32_t reg, uint32_t val) 2528 { 2529 if (reg >= 0x400) { 2530 xhci_port_write(xhci, reg - 0x400, val); 2531 return; 2532 } 2533 2534 trace_usb_xhci_oper_write(reg, val); 2535 2536 switch (reg) { 2537 case 0x00: /* USBCMD */ 2538 if ((val & USBCMD_RS) && !(xhci->usbcmd & USBCMD_RS)) { 2539 xhci_run(xhci); 2540 } else if (!(val & USBCMD_RS) && (xhci->usbcmd & USBCMD_RS)) { 2541 xhci_stop(xhci); 2542 } 2543 xhci->usbcmd = val & 0xc0f; 2544 if (val & USBCMD_HCRST) { 2545 xhci_reset(&xhci->pci_dev.qdev); 2546 } 2547 xhci_irq_update(xhci); 2548 break; 2549 2550 case 0x04: /* USBSTS */ 2551 /* these bits are write-1-to-clear */ 2552 xhci->usbsts &= ~(val & (USBSTS_HSE|USBSTS_EINT|USBSTS_PCD|USBSTS_SRE)); 2553 xhci_irq_update(xhci); 2554 break; 2555 2556 case 0x14: /* DNCTRL */ 2557 xhci->dnctrl = val & 0xffff; 2558 break; 2559 case 0x18: /* CRCR low */ 2560 xhci->crcr_low = (val & 0xffffffcf) | (xhci->crcr_low & CRCR_CRR); 2561 break; 2562 case 0x1c: /* CRCR high */ 2563 xhci->crcr_high = val; 2564 if (xhci->crcr_low & (CRCR_CA|CRCR_CS) && (xhci->crcr_low & CRCR_CRR)) { 2565 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_COMMAND_RING_STOPPED}; 2566 xhci->crcr_low &= ~CRCR_CRR; 2567 xhci_event(xhci, &event); 2568 DPRINTF("xhci: command ring stopped (CRCR=%08x)\n", xhci->crcr_low); 2569 } else { 2570 dma_addr_t base = xhci_addr64(xhci->crcr_low & ~0x3f, val); 2571 xhci_ring_init(xhci, &xhci->cmd_ring, base); 2572 } 2573 xhci->crcr_low &= ~(CRCR_CA | CRCR_CS); 2574 break; 2575 case 0x30: /* DCBAAP low */ 2576 xhci->dcbaap_low = val & 0xffffffc0; 2577 break; 2578 case 0x34: /* DCBAAP high */ 2579 xhci->dcbaap_high = val; 2580 break; 2581 case 0x38: /* CONFIG */ 2582 xhci->config = val & 0xff; 2583 break; 2584 default: 2585 fprintf(stderr, "xhci_oper_write: reg 0x%x unimplemented\n", reg); 2586 } 2587 } 2588 2589 static uint32_t xhci_runtime_read(XHCIState *xhci, uint32_t reg) 2590 { 2591 uint32_t ret; 2592 2593 switch (reg) { 2594 case 0x00: /* MFINDEX */ 2595 fprintf(stderr, "xhci_runtime_read: MFINDEX not yet implemented\n"); 2596 ret = xhci->mfindex; 2597 break; 2598 case 0x20: /* IMAN */ 2599 ret = xhci->iman; 2600 break; 2601 case 0x24: /* IMOD */ 2602 ret = xhci->imod; 2603 break; 2604 case 0x28: /* ERSTSZ */ 2605 ret = xhci->erstsz; 2606 break; 2607 case 0x30: /* ERSTBA low */ 2608 ret = xhci->erstba_low; 2609 break; 2610 case 0x34: /* ERSTBA high */ 2611 ret = xhci->erstba_high; 2612 break; 2613 case 0x38: /* ERDP low */ 2614 ret = xhci->erdp_low; 2615 break; 2616 case 0x3c: /* ERDP high */ 2617 ret = xhci->erdp_high; 2618 break; 2619 default: 2620 fprintf(stderr, "xhci_runtime_read: reg 0x%x unimplemented\n", reg); 2621 ret = 0; 2622 } 2623 2624 trace_usb_xhci_runtime_read(reg, ret); 2625 return ret; 2626 } 2627 2628 static void xhci_runtime_write(XHCIState *xhci, uint32_t reg, uint32_t val) 2629 { 2630 trace_usb_xhci_runtime_read(reg, val); 2631 2632 switch (reg) { 2633 case 0x20: /* IMAN */ 2634 if (val & IMAN_IP) { 2635 xhci->iman &= ~IMAN_IP; 2636 } 2637 xhci->iman &= ~IMAN_IE; 2638 xhci->iman |= val & IMAN_IE; 2639 xhci_irq_update(xhci); 2640 break; 2641 case 0x24: /* IMOD */ 2642 xhci->imod = val; 2643 break; 2644 case 0x28: /* ERSTSZ */ 2645 xhci->erstsz = val & 0xffff; 2646 break; 2647 case 0x30: /* ERSTBA low */ 2648 /* XXX NEC driver bug: it doesn't align this to 64 bytes 2649 xhci->erstba_low = val & 0xffffffc0; */ 2650 xhci->erstba_low = val & 0xfffffff0; 2651 break; 2652 case 0x34: /* ERSTBA high */ 2653 xhci->erstba_high = val; 2654 xhci_er_reset(xhci); 2655 break; 2656 case 0x38: /* ERDP low */ 2657 if (val & ERDP_EHB) { 2658 xhci->erdp_low &= ~ERDP_EHB; 2659 } 2660 xhci->erdp_low = (val & ~ERDP_EHB) | (xhci->erdp_low & ERDP_EHB); 2661 break; 2662 case 0x3c: /* ERDP high */ 2663 xhci->erdp_high = val; 2664 xhci_events_update(xhci); 2665 break; 2666 default: 2667 fprintf(stderr, "xhci_oper_write: reg 0x%x unimplemented\n", reg); 2668 } 2669 } 2670 2671 static uint32_t xhci_doorbell_read(XHCIState *xhci, uint32_t reg) 2672 { 2673 /* doorbells always read as 0 */ 2674 trace_usb_xhci_doorbell_read(reg, 0); 2675 return 0; 2676 } 2677 2678 static void xhci_doorbell_write(XHCIState *xhci, uint32_t reg, uint32_t val) 2679 { 2680 trace_usb_xhci_doorbell_write(reg, val); 2681 2682 if (!xhci_running(xhci)) { 2683 fprintf(stderr, "xhci: wrote doorbell while xHC stopped or paused\n"); 2684 return; 2685 } 2686 2687 reg >>= 2; 2688 2689 if (reg == 0) { 2690 if (val == 0) { 2691 xhci_process_commands(xhci); 2692 } else { 2693 fprintf(stderr, "xhci: bad doorbell 0 write: 0x%x\n", val); 2694 } 2695 } else { 2696 if (reg > MAXSLOTS) { 2697 fprintf(stderr, "xhci: bad doorbell %d\n", reg); 2698 } else if (val > 31) { 2699 fprintf(stderr, "xhci: bad doorbell %d write: 0x%x\n", reg, val); 2700 } else { 2701 xhci_kick_ep(xhci, reg, val); 2702 } 2703 } 2704 } 2705 2706 static uint64_t xhci_mem_read(void *ptr, target_phys_addr_t addr, 2707 unsigned size) 2708 { 2709 XHCIState *xhci = ptr; 2710 2711 /* Only aligned reads are allowed on xHCI */ 2712 if (addr & 3) { 2713 fprintf(stderr, "xhci_mem_read: Mis-aligned read\n"); 2714 return 0; 2715 } 2716 2717 if (addr < LEN_CAP) { 2718 return xhci_cap_read(xhci, addr); 2719 } else if (addr >= OFF_OPER && addr < (OFF_OPER + LEN_OPER)) { 2720 return xhci_oper_read(xhci, addr - OFF_OPER); 2721 } else if (addr >= OFF_RUNTIME && addr < (OFF_RUNTIME + LEN_RUNTIME)) { 2722 return xhci_runtime_read(xhci, addr - OFF_RUNTIME); 2723 } else if (addr >= OFF_DOORBELL && addr < (OFF_DOORBELL + LEN_DOORBELL)) { 2724 return xhci_doorbell_read(xhci, addr - OFF_DOORBELL); 2725 } else { 2726 fprintf(stderr, "xhci_mem_read: Bad offset %x\n", (int)addr); 2727 return 0; 2728 } 2729 } 2730 2731 static void xhci_mem_write(void *ptr, target_phys_addr_t addr, 2732 uint64_t val, unsigned size) 2733 { 2734 XHCIState *xhci = ptr; 2735 2736 /* Only aligned writes are allowed on xHCI */ 2737 if (addr & 3) { 2738 fprintf(stderr, "xhci_mem_write: Mis-aligned write\n"); 2739 return; 2740 } 2741 2742 if (addr >= OFF_OPER && addr < (OFF_OPER + LEN_OPER)) { 2743 xhci_oper_write(xhci, addr - OFF_OPER, val); 2744 } else if (addr >= OFF_RUNTIME && addr < (OFF_RUNTIME + LEN_RUNTIME)) { 2745 xhci_runtime_write(xhci, addr - OFF_RUNTIME, val); 2746 } else if (addr >= OFF_DOORBELL && addr < (OFF_DOORBELL + LEN_DOORBELL)) { 2747 xhci_doorbell_write(xhci, addr - OFF_DOORBELL, val); 2748 } else { 2749 fprintf(stderr, "xhci_mem_write: Bad offset %x\n", (int)addr); 2750 } 2751 } 2752 2753 static const MemoryRegionOps xhci_mem_ops = { 2754 .read = xhci_mem_read, 2755 .write = xhci_mem_write, 2756 .valid.min_access_size = 4, 2757 .valid.max_access_size = 4, 2758 .endianness = DEVICE_LITTLE_ENDIAN, 2759 }; 2760 2761 static void xhci_attach(USBPort *usbport) 2762 { 2763 XHCIState *xhci = usbport->opaque; 2764 XHCIPort *port = &xhci->ports[usbport->index]; 2765 2766 xhci_update_port(xhci, port, 0); 2767 } 2768 2769 static void xhci_detach(USBPort *usbport) 2770 { 2771 XHCIState *xhci = usbport->opaque; 2772 XHCIPort *port = &xhci->ports[usbport->index]; 2773 2774 xhci_update_port(xhci, port, 1); 2775 } 2776 2777 static void xhci_wakeup(USBPort *usbport) 2778 { 2779 XHCIState *xhci = usbport->opaque; 2780 XHCIPort *port = &xhci->ports[usbport->index]; 2781 int nr = port->port.index + 1; 2782 XHCIEvent ev = { ER_PORT_STATUS_CHANGE, CC_SUCCESS, nr << 24}; 2783 uint32_t pls; 2784 2785 pls = (port->portsc >> PORTSC_PLS_SHIFT) & PORTSC_PLS_MASK; 2786 if (pls != 3) { 2787 return; 2788 } 2789 port->portsc |= 0xf << PORTSC_PLS_SHIFT; 2790 if (port->portsc & PORTSC_PLC) { 2791 return; 2792 } 2793 port->portsc |= PORTSC_PLC; 2794 xhci_event(xhci, &ev); 2795 } 2796 2797 static void xhci_complete(USBPort *port, USBPacket *packet) 2798 { 2799 XHCITransfer *xfer = container_of(packet, XHCITransfer, packet); 2800 2801 xhci_complete_packet(xfer, packet->result); 2802 xhci_kick_ep(xfer->xhci, xfer->slotid, xfer->epid); 2803 } 2804 2805 static void xhci_child_detach(USBPort *port, USBDevice *child) 2806 { 2807 FIXME(); 2808 } 2809 2810 static USBPortOps xhci_port_ops = { 2811 .attach = xhci_attach, 2812 .detach = xhci_detach, 2813 .wakeup = xhci_wakeup, 2814 .complete = xhci_complete, 2815 .child_detach = xhci_child_detach, 2816 }; 2817 2818 static int xhci_find_slotid(XHCIState *xhci, USBDevice *dev) 2819 { 2820 XHCISlot *slot; 2821 int slotid; 2822 2823 for (slotid = 1; slotid <= MAXSLOTS; slotid++) { 2824 slot = &xhci->slots[slotid-1]; 2825 if (slot->devaddr == dev->addr) { 2826 return slotid; 2827 } 2828 } 2829 return 0; 2830 } 2831 2832 static int xhci_find_epid(USBEndpoint *ep) 2833 { 2834 if (ep->nr == 0) { 2835 return 1; 2836 } 2837 if (ep->pid == USB_TOKEN_IN) { 2838 return ep->nr * 2 + 1; 2839 } else { 2840 return ep->nr * 2; 2841 } 2842 } 2843 2844 static void xhci_wakeup_endpoint(USBBus *bus, USBEndpoint *ep) 2845 { 2846 XHCIState *xhci = container_of(bus, XHCIState, bus); 2847 int slotid; 2848 2849 DPRINTF("%s\n", __func__); 2850 slotid = xhci_find_slotid(xhci, ep->dev); 2851 if (slotid == 0 || !xhci->slots[slotid-1].enabled) { 2852 DPRINTF("%s: oops, no slot for dev %d\n", __func__, ep->dev->addr); 2853 return; 2854 } 2855 xhci_kick_ep(xhci, slotid, xhci_find_epid(ep)); 2856 } 2857 2858 static USBBusOps xhci_bus_ops = { 2859 .wakeup_endpoint = xhci_wakeup_endpoint, 2860 }; 2861 2862 static void usb_xhci_init(XHCIState *xhci, DeviceState *dev) 2863 { 2864 int i; 2865 2866 xhci->usbsts = USBSTS_HCH; 2867 2868 usb_bus_new(&xhci->bus, &xhci_bus_ops, &xhci->pci_dev.qdev); 2869 2870 for (i = 0; i < MAXPORTS; i++) { 2871 memset(&xhci->ports[i], 0, sizeof(xhci->ports[i])); 2872 usb_register_port(&xhci->bus, &xhci->ports[i].port, xhci, i, 2873 &xhci_port_ops, 2874 USB_SPEED_MASK_LOW | 2875 USB_SPEED_MASK_FULL | 2876 USB_SPEED_MASK_HIGH); 2877 } 2878 for (i = 0; i < MAXSLOTS; i++) { 2879 xhci->slots[i].enabled = 0; 2880 } 2881 } 2882 2883 static int usb_xhci_initfn(struct PCIDevice *dev) 2884 { 2885 int ret; 2886 2887 XHCIState *xhci = DO_UPCAST(XHCIState, pci_dev, dev); 2888 2889 xhci->pci_dev.config[PCI_CLASS_PROG] = 0x30; /* xHCI */ 2890 xhci->pci_dev.config[PCI_INTERRUPT_PIN] = 0x01; /* interrupt pin 1 */ 2891 xhci->pci_dev.config[PCI_CACHE_LINE_SIZE] = 0x10; 2892 xhci->pci_dev.config[0x60] = 0x30; /* release number */ 2893 2894 usb_xhci_init(xhci, &dev->qdev); 2895 2896 xhci->irq = xhci->pci_dev.irq[0]; 2897 2898 memory_region_init_io(&xhci->mem, &xhci_mem_ops, xhci, 2899 "xhci", LEN_REGS); 2900 pci_register_bar(&xhci->pci_dev, 0, 2901 PCI_BASE_ADDRESS_SPACE_MEMORY|PCI_BASE_ADDRESS_MEM_TYPE_64, 2902 &xhci->mem); 2903 2904 ret = pcie_cap_init(&xhci->pci_dev, 0xa0, PCI_EXP_TYPE_ENDPOINT, 0); 2905 assert(ret >= 0); 2906 2907 if (xhci->msi) { 2908 ret = msi_init(&xhci->pci_dev, 0x70, 1, true, false); 2909 assert(ret >= 0); 2910 } 2911 2912 return 0; 2913 } 2914 2915 static void xhci_write_config(PCIDevice *dev, uint32_t addr, uint32_t val, 2916 int len) 2917 { 2918 XHCIState *xhci = DO_UPCAST(XHCIState, pci_dev, dev); 2919 2920 pci_default_write_config(dev, addr, val, len); 2921 if (xhci->msi) { 2922 msi_write_config(dev, addr, val, len); 2923 } 2924 } 2925 2926 static const VMStateDescription vmstate_xhci = { 2927 .name = "xhci", 2928 .unmigratable = 1, 2929 }; 2930 2931 static Property xhci_properties[] = { 2932 DEFINE_PROP_UINT32("msi", XHCIState, msi, 0), 2933 DEFINE_PROP_END_OF_LIST(), 2934 }; 2935 2936 static void xhci_class_init(ObjectClass *klass, void *data) 2937 { 2938 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); 2939 DeviceClass *dc = DEVICE_CLASS(klass); 2940 2941 dc->vmsd = &vmstate_xhci; 2942 dc->props = xhci_properties; 2943 dc->reset = xhci_reset; 2944 k->init = usb_xhci_initfn; 2945 k->vendor_id = PCI_VENDOR_ID_NEC; 2946 k->device_id = PCI_DEVICE_ID_NEC_UPD720200; 2947 k->class_id = PCI_CLASS_SERIAL_USB; 2948 k->revision = 0x03; 2949 k->is_express = 1; 2950 k->config_write = xhci_write_config; 2951 } 2952 2953 static TypeInfo xhci_info = { 2954 .name = "nec-usb-xhci", 2955 .parent = TYPE_PCI_DEVICE, 2956 .instance_size = sizeof(XHCIState), 2957 .class_init = xhci_class_init, 2958 }; 2959 2960 static void xhci_register_types(void) 2961 { 2962 type_register_static(&xhci_info); 2963 } 2964 2965 type_init(xhci_register_types) 2966