xref: /openbmc/qemu/hw/timer/trace-events (revision e6546342)
1# See docs/devel/tracing.txt for syntax documentation.
2
3# slavio_timer.c
4slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) "limit 0x%"PRIx64" count 0x%x0x%08x"
5slavio_timer_irq(uint32_t counthigh, uint32_t count) "callback: count 0x%x0x%08x"
6slavio_timer_mem_readl_invalid(uint64_t addr) "invalid read address 0x%"PRIx64
7slavio_timer_mem_readl(uint64_t addr, uint32_t ret) "read 0x%"PRIx64" = 0x%08x"
8slavio_timer_mem_writel(uint64_t addr, uint32_t val) "write 0x%"PRIx64" = 0x%08x"
9slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) "processor %d user timer set to 0x%016"PRIx64
10slavio_timer_mem_writel_counter_invalid(void) "not user timer"
11slavio_timer_mem_writel_status_start(unsigned int timer_index) "processor %d user timer started"
12slavio_timer_mem_writel_status_stop(unsigned int timer_index) "processor %d user timer stopped"
13slavio_timer_mem_writel_mode_user(unsigned int timer_index) "processor %d changed from counter to user timer"
14slavio_timer_mem_writel_mode_counter(unsigned int timer_index) "processor %d changed from user timer to counter"
15slavio_timer_mem_writel_mode_invalid(void) "not system timer"
16slavio_timer_mem_writel_invalid(uint64_t addr) "invalid write address 0x%"PRIx64
17
18# grlib_gptimer.c
19grlib_gptimer_enable(int id, uint32_t count) "timer:%d set count 0x%x and run"
20grlib_gptimer_disabled(int id, uint32_t config) "timer:%d Timer disable config 0x%x"
21grlib_gptimer_restart(int id, uint32_t reload) "timer:%d reload val: 0x%x"
22grlib_gptimer_set_scaler(uint32_t scaler, uint32_t freq) "scaler:0x%x freq:%uHz"
23grlib_gptimer_hit(int id) "timer:%d HIT"
24grlib_gptimer_readl(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
25grlib_gptimer_writel(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
26
27# lm32_timer.c
28lm32_timer_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
29lm32_timer_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
30lm32_timer_hit(void) "timer hit"
31lm32_timer_irq_state(int level) "irq state %d"
32
33# milkymist-sysctl.c
34milkymist_sysctl_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
35milkymist_sysctl_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
36milkymist_sysctl_icap_write(uint32_t value) "value 0x%08x"
37milkymist_sysctl_start_timer0(void) "Start timer0"
38milkymist_sysctl_stop_timer0(void) "Stop timer0"
39milkymist_sysctl_start_timer1(void) "Start timer1"
40milkymist_sysctl_stop_timer1(void) "Stop timer1"
41milkymist_sysctl_pulse_irq_timer0(void) "Pulse IRQ Timer0"
42milkymist_sysctl_pulse_irq_timer1(void) "Pulse IRQ Timer1"
43
44# aspeed_timer.c
45aspeed_timer_ctrl_enable(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
46aspeed_timer_ctrl_external_clock(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
47aspeed_timer_ctrl_overflow_interrupt(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
48aspeed_timer_ctrl_pulse_enable(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
49aspeed_timer_set_ctrl2(uint32_t value) "Value: 0x%" PRIx32
50aspeed_timer_set_value(int timer, int reg, uint32_t value) "Timer %d register %d: 0x%" PRIx32
51aspeed_timer_read(uint64_t offset, unsigned size, uint64_t value) "From 0x%" PRIx64 ": of size %u: 0x%" PRIx64
52
53# armv7m_systick.c
54systick_reload(void) "systick reload"
55systick_timer_tick(void) "systick reload"
56systick_read(uint64_t addr, uint32_t value, unsigned size) "systick read addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
57systick_write(uint64_t addr, uint32_t value, unsigned size) "systick write addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
58
59# cmsdk-apb-timer.c
60cmsdk_apb_timer_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB timer read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
61cmsdk_apb_timer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB timer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
62cmsdk_apb_timer_reset(void) "CMSDK APB timer: reset"
63
64# cmsdk-apb-dualtimer.c
65cmsdk_apb_dualtimer_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
66cmsdk_apb_dualtimer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
67cmsdk_apb_dualtimer_reset(void) "CMSDK APB dualtimer: reset"
68
69# npcm7xx_timer.c
70npcm7xx_timer_read(const char *id, uint64_t offset, uint64_t value) " %s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
71npcm7xx_timer_write(const char *id, uint64_t offset, uint64_t value) "%s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
72npcm7xx_timer_irq(const char *id, int timer, int state) "%s timer %d state %d"
73
74# nrf51_timer.c
75nrf51_timer_read(uint8_t timer_id, uint64_t addr, uint32_t value, unsigned size) "timer %u read addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
76nrf51_timer_write(uint8_t timer_id, uint64_t addr, uint32_t value, unsigned size) "timer %u write addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
77nrf51_timer_set_count(uint8_t timer_id, uint8_t counter_id, uint32_t value) "timer %u counter %u count 0x%" PRIx32
78
79# bcm2835_systmr.c
80bcm2835_systmr_irq(bool enable) "timer irq state %u"
81bcm2835_systmr_read(uint64_t offset, uint64_t data) "timer read: offset 0x%" PRIx64 " data 0x%" PRIx64
82bcm2835_systmr_write(uint64_t offset, uint64_t data) "timer write: offset 0x%" PRIx64 " data 0x%" PRIx64
83
84# avr_timer16.c
85avr_timer16_read(uint8_t addr, uint8_t value) "timer16 read addr:%u value:%u"
86avr_timer16_read_ifr(uint8_t value) "timer16 read addr:ifr value:%u"
87avr_timer16_read_imsk(uint8_t value) "timer16 read addr:imsk value:%u"
88avr_timer16_write(uint8_t addr, uint8_t value) "timer16 write addr:%u value:%u"
89avr_timer16_write_imsk(uint8_t value) "timer16 write addr:imsk value:%u"
90avr_timer16_interrupt_count(uint8_t cnt) "count: %u"
91avr_timer16_interrupt_overflow(const char *reason) "overflow: %s"
92avr_timer16_next_alarm(uint64_t delay_ns) "next alarm: %" PRIu64 " ns from now"
93avr_timer16_clksrc_update(uint64_t freq_hz, uint64_t period_ns, uint64_t delay_s) "timer frequency: %" PRIu64 " Hz, period: %" PRIu64 " ns (%" PRId64 " us)"
94