1# See docs/devel/tracing.txt for syntax documentation. 2 3# hw/misc/eccmemctl.c 4ecc_mem_writel_mer(uint32_t val) "Write memory enable 0x%08x" 5ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x" 6ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status 0x%08x" 7ecc_mem_writel_vcr(uint32_t val) "Write slot configuration 0x%08x" 8ecc_mem_writel_dr(uint32_t val) "Write diagnostic 0x%08x" 9ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 0x%08x" 10ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 0x%08x" 11ecc_mem_readl_mer(uint32_t ret) "Read memory enable 0x%08x" 12ecc_mem_readl_mdr(uint32_t ret) "Read memory delay 0x%08x" 13ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status 0x%08x" 14ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration 0x%08x" 15ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 0x%08x" 16ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 0x%08x" 17ecc_mem_readl_dr(uint32_t ret) "Read diagnostic 0x%08x" 18ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 0x%08x" 19ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 0x%08x" 20ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = 0x%02x" 21ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= 0x%02x" 22 23# hw/misc/slavio_misc.c 24slavio_misc_update_irq_raise(void) "Raise IRQ" 25slavio_misc_update_irq_lower(void) "Lower IRQ" 26slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d" 27slavio_cfg_mem_writeb(uint32_t val) "Write config 0x%02x" 28slavio_cfg_mem_readb(uint32_t ret) "Read config 0x%02x" 29slavio_diag_mem_writeb(uint32_t val) "Write diag 0x%02x" 30slavio_diag_mem_readb(uint32_t ret) "Read diag 0x%02x" 31slavio_mdm_mem_writeb(uint32_t val) "Write modem control 0x%02x" 32slavio_mdm_mem_readb(uint32_t ret) "Read modem control 0x%02x" 33slavio_aux1_mem_writeb(uint32_t val) "Write aux1 0x%02x" 34slavio_aux1_mem_readb(uint32_t ret) "Read aux1 0x%02x" 35slavio_aux2_mem_writeb(uint32_t val) "Write aux2 0x%02x" 36slavio_aux2_mem_readb(uint32_t ret) "Read aux2 0x%02x" 37apc_mem_writeb(uint32_t val) "Write power management 0x%02x" 38apc_mem_readb(uint32_t ret) "Read power management 0x%02x" 39slavio_sysctrl_mem_writel(uint32_t val) "Write system control 0x%08x" 40slavio_sysctrl_mem_readl(uint32_t ret) "Read system control 0x%08x" 41slavio_led_mem_writew(uint32_t val) "Write diagnostic LED 0x%04x" 42slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED 0x%04x" 43 44# hw/misc/milkymist-hpdmc.c 45milkymist_hpdmc_memory_read(uint32_t addr, uint32_t value) "addr=0x%08x value=0x%08x" 46milkymist_hpdmc_memory_write(uint32_t addr, uint32_t value) "addr=0x%08x value=0x%08x" 47 48# hw/misc/milkymist-pfpu.c 49milkymist_pfpu_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" 50milkymist_pfpu_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" 51milkymist_pfpu_vectout(uint32_t a, uint32_t b, uint32_t dma_ptr) "a 0x%08x b 0x%08x dma_ptr 0x%08x" 52milkymist_pfpu_pulse_irq(void) "Pulse IRQ" 53 54# hw/misc/aspeed_scu.c 55aspeed_scu_write(uint64_t offset, unsigned size, uint32_t data) "To 0x%" PRIx64 " of size %u: 0x%" PRIx32 56 57# hw/misc/mps2_scc.c 58mps2_scc_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 59mps2_scc_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 60mps2_scc_reset(void) "MPS2 SCC: reset" 61mps2_scc_leds(char led7, char led6, char led5, char led4, char led3, char led2, char led1, char led0) "MPS2 SCC LEDs: %c%c%c%c%c%c%c%c" 62mps2_scc_cfg_write(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config write: function %d device %d data 0x%" PRIx32 63mps2_scc_cfg_read(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config read: function %d device %d data 0x%" PRIx32 64 65# hw/misc/mps2_fpgaio.c 66mps2_fpgaio_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 67mps2_fpgaio_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 68mps2_fpgaio_reset(void) "MPS2 FPGAIO: reset" 69mps2_fpgaio_leds(char led1, char led0) "MPS2 FPGAIO LEDs: %c%c" 70 71# hw/misc/msf2-sysreg.c 72msf2_sysreg_write(uint64_t offset, uint32_t val, uint32_t prev) "msf2-sysreg write: addr 0x%08" PRIx64 " data 0x%" PRIx32 " prev 0x%" PRIx32 73msf2_sysreg_read(uint64_t offset, uint32_t val) "msf2-sysreg read: addr 0x%08" PRIx64 " data 0x%08" PRIx32 74msf2_sysreg_write_pll_status(void) "Invalid write to read only PLL status register" 75 76#hw/misc/imx7_gpr.c 77imx7_gpr_read(uint64_t offset) "addr 0x%08" PRIx64 78imx7_gpr_write(uint64_t offset, uint64_t value) "addr 0x%08" PRIx64 "value 0x%08" PRIx64 79 80# hw/misc/mos6522.c 81mos6522_set_counter(int index, unsigned int val) "T%d.counter=%d" 82mos6522_get_next_irq_time(uint16_t latch, int64_t d, int64_t delta) "latch=%d counter=0x%"PRId64 " delta_next=0x%"PRId64 83mos6522_set_sr_int(void) "set sr_int" 84mos6522_write(uint64_t addr, uint64_t val) "reg=0x%"PRIx64 " val=0x%"PRIx64 85mos6522_read(uint64_t addr, unsigned val) "reg=0x%"PRIx64 " val=0x%x" 86 87# hw/misc/tz-mpc.c 88tz_mpc_reg_read(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs read: offset 0x%x data 0x%" PRIx64 " size %u" 89tz_mpc_reg_write(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs write: offset 0x%x data 0x%" PRIx64 " size %u" 90tz_mpc_mem_blocked_read(uint64_t addr, unsigned size, bool secure) "TZ MPC blocked read: offset 0x%" PRIx64 " size %u secure %d" 91tz_mpc_mem_blocked_write(uint64_t addr, uint64_t data, unsigned size, bool secure) "TZ MPC blocked write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u secure %d" 92tz_mpc_translate(uint64_t addr, int flags, const char *idx, const char *res) "TZ MPC translate: addr 0x%" PRIx64 " flags 0x%x iommu_idx %s: %s" 93tz_mpc_iommu_notify(uint64_t addr) "TZ MPC iommu: notifying UNMAP/MAP for 0x%" PRIx64 94 95# hw/misc/tz-msc.c 96tz_msc_reset(void) "TZ MSC: reset" 97tz_msc_cfg_nonsec(int level) "TZ MSC: cfg_nonsec = %d" 98tz_msc_cfg_sec_resp(int level) "TZ MSC: cfg_sec_resp = %d" 99tz_msc_irq_enable(int level) "TZ MSC: int_enable = %d" 100tz_msc_irq_clear(int level) "TZ MSC: int_clear = %d" 101tz_msc_update_irq(int level) "TZ MSC: setting irq line to %d" 102tz_msc_access_blocked(uint64_t offset) "TZ MSC: offset 0x%" PRIx64 " access blocked" 103 104# hw/misc/tz-ppc.c 105tz_ppc_reset(void) "TZ PPC: reset" 106tz_ppc_cfg_nonsec(int n, int level) "TZ PPC: cfg_nonsec[%d] = %d" 107tz_ppc_cfg_ap(int n, int level) "TZ PPC: cfg_ap[%d] = %d" 108tz_ppc_cfg_sec_resp(int level) "TZ PPC: cfg_sec_resp = %d" 109tz_ppc_irq_enable(int level) "TZ PPC: int_enable = %d" 110tz_ppc_irq_clear(int level) "TZ PPC: int_clear = %d" 111tz_ppc_update_irq(int level) "TZ PPC: setting irq line to %d" 112tz_ppc_read_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " read (secure %d user %d) blocked" 113tz_ppc_write_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " write (secure %d user %d) blocked" 114 115# hw/misc/iotkit-secctl.c 116iotkit_secctl_s_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs read: offset 0x%x data 0x%" PRIx64 " size %u" 117iotkit_secctl_s_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs write: offset 0x%x data 0x%" PRIx64 " size %u" 118iotkit_secctl_ns_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs read: offset 0x%x data 0x%" PRIx64 " size %u" 119iotkit_secctl_ns_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs write: offset 0x%x data 0x%" PRIx64 " size %u" 120iotkit_secctl_reset(void) "IoTKit SecCtl: reset" 121 122# hw/misc/imx6ul_ccm.c 123ccm_entry(void) "\n" 124ccm_freq(uint32_t freq) "freq = %d\n" 125ccm_clock_freq(uint32_t clock, uint32_t freq) "(Clock = %d) = %d\n" 126ccm_read_reg(const char *reg_name, uint32_t value) "reg[%s] <= 0x%" PRIx32 "\n" 127ccm_write_reg(const char *reg_name, uint32_t value) "reg[%s] => 0x%" PRIx32 "\n" 128 129# hw/misc/iotkit-sysctl.c 130iotkit_sysinfo_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 131iotkit_sysinfo_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 132iotkit_sysctl_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 133iotkit_sysctl_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 134iotkit_sysctl_reset(void) "IoTKit SysCtl: reset" 135 136# hw/misc/armsse-cpuid.c 137armsse_cpuid_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 138armsse_cpuid_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 139 140# hw/misc/armsse-mhu.c 141armsse_mhu_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 142armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 143