1 # See docs/devel/tracing.rst for syntax documentation. 2 3 # allwinner-cpucfg.c 4 allwinner_cpucfg_cpu_reset(uint8_t cpu_id, uint32_t reset_addr) "id %u, reset_addr 0x%" PRIx32 5 allwinner_cpucfg_read(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 6 allwinner_cpucfg_write(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 7 8 # allwinner-h3-dramc.c 9 allwinner_h3_dramc_rowmirror_disable(void) "Disable row mirror" 10 allwinner_h3_dramc_rowmirror_enable(uint64_t addr) "Enable row mirror: addr 0x%" PRIx64 11 allwinner_h3_dramcom_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 12 allwinner_h3_dramcom_write(uint64_t offset, uint64_t data, unsigned size) "Write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 13 allwinner_h3_dramctl_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 14 allwinner_h3_dramctl_write(uint64_t offset, uint64_t data, unsigned size) "Write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 15 allwinner_h3_dramphy_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 16 allwinner_h3_dramphy_write(uint64_t offset, uint64_t data, unsigned size) "write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 17 18 # allwinner-r40-dramc.c 19 allwinner_r40_dramc_detect_cells_disable(void) "Disable detect cells" 20 allwinner_r40_dramc_detect_cells_enable(void) "Enable detect cells" 21 allwinner_r40_dramc_map_rows(uint8_t row_bits, uint8_t bank_bits, uint8_t col_bits) "DRAM layout: row_bits %d, bank_bits %d, col_bits %d" 22 allwinner_r40_dramc_offset_to_cell(uint64_t offset, int row, int bank, int col) "offset 0x%" PRIx64 " row %d bank %d col %d" 23 allwinner_r40_dramc_detect_cell_write(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 "" 24 allwinner_r40_dramc_detect_cell_read(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 "" 25 allwinner_r40_dramcom_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 26 allwinner_r40_dramcom_write(uint64_t offset, uint64_t data, unsigned size) "Write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 27 allwinner_r40_dramctl_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 28 allwinner_r40_dramctl_write(uint64_t offset, uint64_t data, unsigned size) "Write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 29 allwinner_r40_dramphy_read(uint64_t offset, uint64_t data, unsigned size) "Read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 30 allwinner_r40_dramphy_write(uint64_t offset, uint64_t data, unsigned size) "write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 31 32 # allwinner-sid.c 33 allwinner_sid_read(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 34 allwinner_sid_write(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 35 36 # allwinner-sramc.c 37 allwinner_sramc_read(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 38 allwinner_sramc_write(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 39 40 # avr_power.c 41 avr_power_read(uint8_t value) "power_reduc read value:%u" 42 avr_power_write(uint8_t value) "power_reduc write value:%u" 43 44 # axp2xx 45 axp2xx_rx(uint8_t reg, uint8_t data) "Read reg 0x%" PRIx8 " : 0x%" PRIx8 46 axp2xx_select(uint8_t reg) "Accessing reg 0x%" PRIx8 47 axp2xx_tx(uint8_t reg, uint8_t data) "Write reg 0x%" PRIx8 " : 0x%" PRIx8 48 49 # eccmemctl.c 50 ecc_mem_writel_mer(uint32_t val) "Write memory enable 0x%08x" 51 ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x" 52 ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status 0x%08x" 53 ecc_mem_writel_vcr(uint32_t val) "Write slot configuration 0x%08x" 54 ecc_mem_writel_dr(uint32_t val) "Write diagnostic 0x%08x" 55 ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 0x%08x" 56 ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 0x%08x" 57 ecc_mem_readl_mer(uint32_t ret) "Read memory enable 0x%08x" 58 ecc_mem_readl_mdr(uint32_t ret) "Read memory delay 0x%08x" 59 ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status 0x%08x" 60 ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration 0x%08x" 61 ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 0x%08x" 62 ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 0x%08x" 63 ecc_mem_readl_dr(uint32_t ret) "Read diagnostic 0x%08x" 64 ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 0x%08x" 65 ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 0x%08x" 66 ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = 0x%02x" 67 ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= 0x%02x" 68 69 # empty_slot.c 70 empty_slot_write(uint64_t addr, unsigned width, uint64_t value, unsigned size, const char *name) "wr addr:0x%04"PRIx64" data:0x%0*"PRIx64" size %u [%s]" 71 72 # slavio_misc.c 73 slavio_misc_update_irq_raise(void) "Raise IRQ" 74 slavio_misc_update_irq_lower(void) "Lower IRQ" 75 slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d" 76 slavio_cfg_mem_writeb(uint32_t val) "Write config 0x%02x" 77 slavio_cfg_mem_readb(uint32_t ret) "Read config 0x%02x" 78 slavio_diag_mem_writeb(uint32_t val) "Write diag 0x%02x" 79 slavio_diag_mem_readb(uint32_t ret) "Read diag 0x%02x" 80 slavio_mdm_mem_writeb(uint32_t val) "Write modem control 0x%02x" 81 slavio_mdm_mem_readb(uint32_t ret) "Read modem control 0x%02x" 82 slavio_aux1_mem_writeb(uint32_t val) "Write aux1 0x%02x" 83 slavio_aux1_mem_readb(uint32_t ret) "Read aux1 0x%02x" 84 slavio_aux2_mem_writeb(uint32_t val) "Write aux2 0x%02x" 85 slavio_aux2_mem_readb(uint32_t ret) "Read aux2 0x%02x" 86 apc_mem_writeb(uint32_t val) "Write power management 0x%02x" 87 apc_mem_readb(uint32_t ret) "Read power management 0x%02x" 88 slavio_sysctrl_mem_writel(uint32_t val) "Write system control 0x%08x" 89 slavio_sysctrl_mem_readl(uint32_t ret) "Read system control 0x%08x" 90 slavio_led_mem_writew(uint32_t val) "Write diagnostic LED 0x%04x" 91 slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED 0x%04x" 92 93 # aspeed_scu.c 94 aspeed_scu_write(uint64_t offset, unsigned size, uint32_t data) "To 0x%" PRIx64 " of size %u: 0x%" PRIx32 95 aspeed_scu_read(uint64_t offset, unsigned size, uint32_t data) "To 0x%" PRIx64 " of size %u: 0x%" PRIx32 96 97 # mps2-scc.c 98 mps2_scc_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 99 mps2_scc_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 100 mps2_scc_reset(void) "MPS2 SCC: reset" 101 mps2_scc_cfg_write(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config write: function %d device %d data 0x%" PRIx32 102 mps2_scc_cfg_read(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config read: function %d device %d data 0x%" PRIx32 103 104 # mps2-fpgaio.c 105 mps2_fpgaio_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 106 mps2_fpgaio_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 107 mps2_fpgaio_reset(void) "MPS2 FPGAIO: reset" 108 109 # msf2-sysreg.c 110 msf2_sysreg_write(uint64_t offset, uint32_t val, uint32_t prev) "msf2-sysreg write: addr 0x%08" PRIx64 " data 0x%" PRIx32 " prev 0x%" PRIx32 111 msf2_sysreg_read(uint64_t offset, uint32_t val) "msf2-sysreg read: addr 0x%08" PRIx64 " data 0x%08" PRIx32 112 msf2_sysreg_write_pll_status(void) "Invalid write to read only PLL status register" 113 114 # imx7_gpr.c 115 imx7_gpr_read(uint64_t offset) "addr 0x%08" PRIx64 116 imx7_gpr_write(uint64_t offset, uint64_t value) "addr 0x%08" PRIx64 "value 0x%08" PRIx64 117 118 # imx7_snvs.c 119 imx7_snvs_read(uint64_t offset, uint64_t value, unsigned size) "i.MX SNVS read: offset 0x%08" PRIx64 " value 0x%08" PRIx64 " size %u" 120 imx7_snvs_write(uint64_t offset, uint64_t value, unsigned size) "i.MX SNVS write: offset 0x%08" PRIx64 " value 0x%08" PRIx64 " size %u" 121 122 # mos6522.c 123 mos6522_set_counter(int index, unsigned int val) "T%d.counter=%d" 124 mos6522_get_next_irq_time(uint16_t latch, int64_t d, int64_t delta) "latch=%d counter=0x%"PRIx64 " delta_next=0x%"PRIx64 125 mos6522_set_sr_int(void) "set sr_int" 126 mos6522_write(uint64_t addr, const char *name, uint64_t val) "reg=0x%"PRIx64 " [%s] val=0x%"PRIx64 127 mos6522_read(uint64_t addr, const char *name, unsigned val) "reg=0x%"PRIx64 " [%s] val=0x%x" 128 129 # npcm7xx_clk.c 130 npcm7xx_clk_read(uint64_t offset, uint32_t value) " offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 131 npcm7xx_clk_write(uint64_t offset, uint32_t value) "offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 132 133 # npcm7xx_gcr.c 134 npcm7xx_gcr_read(uint64_t offset, uint32_t value) " offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 135 npcm7xx_gcr_write(uint64_t offset, uint32_t value) "offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 136 137 # npcm7xx_mft.c 138 npcm7xx_mft_read(const char *name, uint64_t offset, uint16_t value) "%s: offset: 0x%04" PRIx64 " value: 0x%04" PRIx16 139 npcm7xx_mft_write(const char *name, uint64_t offset, uint16_t value) "%s: offset: 0x%04" PRIx64 " value: 0x%04" PRIx16 140 npcm7xx_mft_rpm(const char *clock, uint32_t clock_hz, int state, int32_t cnt, uint32_t rpm, uint32_t duty) " fan clk: %s clock_hz: %" PRIu32 ", state: %d, cnt: %" PRIi32 ", rpm: %" PRIu32 ", duty: %" PRIu32 141 npcm7xx_mft_capture(const char *name, int irq_level) "%s: level: %d" 142 npcm7xx_mft_update_clock(const char *name, uint16_t sel, uint64_t clock_period, uint64_t prescaled_clock_period) "%s: sel: 0x%02" PRIx16 ", period: %" PRIu64 ", prescaled: %" PRIu64 143 npcm7xx_mft_set_duty(const char *name, int n, int value) "%s[%d]: %d" 144 145 # npcm7xx_rng.c 146 npcm7xx_rng_read(uint64_t offset, uint64_t value, unsigned size) "offset: 0x%04" PRIx64 " value: 0x%02" PRIx64 " size: %u" 147 npcm7xx_rng_write(uint64_t offset, uint64_t value, unsigned size) "offset: 0x%04" PRIx64 " value: 0x%02" PRIx64 " size: %u" 148 149 # npcm7xx_pwm.c 150 npcm7xx_pwm_read(const char *id, uint64_t offset, uint32_t value) "%s offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 151 npcm7xx_pwm_write(const char *id, uint64_t offset, uint32_t value) "%s offset: 0x%04" PRIx64 " value: 0x%08" PRIx32 152 npcm7xx_pwm_update_freq(const char *id, uint8_t index, uint32_t old_value, uint32_t new_value) "%s pwm[%u] Update Freq: old_freq: %u, new_freq: %u" 153 npcm7xx_pwm_update_duty(const char *id, uint8_t index, uint32_t old_value, uint32_t new_value) "%s pwm[%u] Update Duty: old_duty: %u, new_duty: %u" 154 155 # stm32f4xx_syscfg.c 156 stm32f4xx_syscfg_set_irq(int gpio, int line, int level) "Interrupt: GPIO: %d, Line: %d; Level: %d" 157 stm32f4xx_pulse_exti(int irq) "Pulse EXTI: %d" 158 stm32f4xx_syscfg_read(uint64_t addr) "reg read: addr: 0x%" PRIx64 " " 159 stm32f4xx_syscfg_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 "" 160 161 # stm32f4xx_exti.c 162 stm32f4xx_exti_set_irq(int irq, int level) "Set EXTI: %d to %d" 163 stm32f4xx_exti_read(uint64_t addr) "reg read: addr: 0x%" PRIx64 " " 164 stm32f4xx_exti_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 "" 165 166 # stm32l4x5_syscfg.c 167 stm32l4x5_syscfg_set_irq(int gpio, int line, int level) "irq from GPIO: %d, line: %d, level: %d" 168 stm32l4x5_syscfg_forward_exti(int irq) "irq %d forwarded to EXTI" 169 stm32l4x5_syscfg_read(uint64_t addr) "reg read: addr: 0x%" PRIx64 " " 170 stm32l4x5_syscfg_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 "" 171 172 # stm32l4x5_exti.c 173 stm32l4x5_exti_set_irq(int irq, int level) "Set EXTI: %d to %d" 174 stm32l4x5_exti_read(uint64_t addr, uint64_t data) "reg read: addr: 0x%" PRIx64 " val: 0x%" PRIx64 "" 175 stm32l4x5_exti_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 "" 176 177 # tz-mpc.c 178 tz_mpc_reg_read(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs read: offset 0x%x data 0x%" PRIx64 " size %u" 179 tz_mpc_reg_write(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs write: offset 0x%x data 0x%" PRIx64 " size %u" 180 tz_mpc_mem_blocked_read(uint64_t addr, unsigned size, bool secure) "TZ MPC blocked read: offset 0x%" PRIx64 " size %u secure %d" 181 tz_mpc_mem_blocked_write(uint64_t addr, uint64_t data, unsigned size, bool secure) "TZ MPC blocked write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u secure %d" 182 tz_mpc_translate(uint64_t addr, int flags, const char *idx, const char *res) "TZ MPC translate: addr 0x%" PRIx64 " flags 0x%x iommu_idx %s: %s" 183 tz_mpc_iommu_notify(uint64_t addr) "TZ MPC iommu: notifying UNMAP/MAP for 0x%" PRIx64 184 185 # tz-msc.c 186 tz_msc_reset(void) "TZ MSC: reset" 187 tz_msc_cfg_nonsec(int level) "TZ MSC: cfg_nonsec = %d" 188 tz_msc_cfg_sec_resp(int level) "TZ MSC: cfg_sec_resp = %d" 189 tz_msc_irq_clear(int level) "TZ MSC: int_clear = %d" 190 tz_msc_update_irq(int level) "TZ MSC: setting irq line to %d" 191 tz_msc_access_blocked(uint64_t offset) "TZ MSC: offset 0x%" PRIx64 " access blocked" 192 193 # tz-ppc.c 194 tz_ppc_reset(void) "TZ PPC: reset" 195 tz_ppc_cfg_nonsec(int n, int level) "TZ PPC: cfg_nonsec[%d] = %d" 196 tz_ppc_cfg_ap(int n, int level) "TZ PPC: cfg_ap[%d] = %d" 197 tz_ppc_cfg_sec_resp(int level) "TZ PPC: cfg_sec_resp = %d" 198 tz_ppc_irq_enable(int level) "TZ PPC: int_enable = %d" 199 tz_ppc_irq_clear(int level) "TZ PPC: int_clear = %d" 200 tz_ppc_update_irq(int level) "TZ PPC: setting irq line to %d" 201 tz_ppc_read_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " read (secure %d user %d) blocked" 202 tz_ppc_write_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " write (secure %d user %d) blocked" 203 204 # iotkit-secctl.c 205 iotkit_secctl_s_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs read: offset 0x%x data 0x%" PRIx64 " size %u" 206 iotkit_secctl_s_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs write: offset 0x%x data 0x%" PRIx64 " size %u" 207 iotkit_secctl_ns_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs read: offset 0x%x data 0x%" PRIx64 " size %u" 208 iotkit_secctl_ns_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs write: offset 0x%x data 0x%" PRIx64 " size %u" 209 210 # imx6_ccm.c 211 imx6_analog_get_periph_clk(uint32_t freq) "freq = %u Hz" 212 imx6_analog_get_pll2_clk(uint32_t freq) "freq = %u Hz" 213 imx6_analog_get_pll2_pfd0_clk(uint32_t freq) "freq = %u Hz" 214 imx6_analog_get_pll2_pfd2_clk(uint32_t freq) "freq = %u Hz" 215 imx6_analog_read(const char *reg, uint32_t value) "reg[%s] => 0x%" PRIx32 216 imx6_analog_write(const char *reg, uint32_t value) "reg[%s] <= 0x%" PRIx32 217 imx6_ccm_get_ahb_clk(uint32_t freq) "freq = %u Hz" 218 imx6_ccm_get_ipg_clk(uint32_t freq) "freq = %u Hz" 219 imx6_ccm_get_per_clk(uint32_t freq) "freq = %u Hz" 220 imx6_ccm_get_clock_frequency(unsigned clock, uint32_t freq) "(Clock = %d) = %u" 221 imx6_ccm_read(const char *reg, uint32_t value) "reg[%s] => 0x%" PRIx32 222 imx6_ccm_reset(void) "" 223 imx6_ccm_write(const char *reg, uint32_t value) "reg[%s] <= 0x%" PRIx32 224 225 # imx6ul_ccm.c 226 ccm_entry(void) "" 227 ccm_freq(uint32_t freq) "freq = %d" 228 ccm_clock_freq(uint32_t clock, uint32_t freq) "(Clock = %d) = %d" 229 ccm_read_reg(const char *reg_name, uint32_t value) "reg[%s] <= 0x%" PRIx32 230 ccm_write_reg(const char *reg_name, uint32_t value) "reg[%s] => 0x%" PRIx32 231 232 # imx7_src.c 233 imx7_src_read(const char *reg_name, uint32_t value) "reg[%s] => 0x%" PRIx32 234 imx7_src_write(const char *reg_name, uint32_t value) "reg[%s] <= 0x%" PRIx32 235 236 # iotkit-sysinfo.c 237 iotkit_sysinfo_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 238 iotkit_sysinfo_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 239 240 # iotkit-sysctl.c 241 iotkit_sysctl_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 242 iotkit_sysctl_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 243 iotkit_sysctl_reset(void) "IoTKit SysCtl: reset" 244 245 # armsse-cpu-pwrctrl.c 246 armsse_cpu_pwrctrl_read(uint64_t offset, uint64_t data, unsigned size) "SSE-300 CPU_PWRCTRL read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 247 armsse_cpu_pwrctrl_write(uint64_t offset, uint64_t data, unsigned size) "SSE-300 CPU_PWRCTRL write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 248 249 # armsse-cpuid.c 250 armsse_cpuid_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 251 armsse_cpuid_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 252 253 # armsse-mhu.c 254 armsse_mhu_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 255 armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" 256 257 # aspeed_xdma.c 258 aspeed_xdma_write(uint64_t offset, uint64_t data) "XDMA write: offset 0x%" PRIx64 " data 0x%" PRIx64 259 260 # aspeed_i3c.c 261 aspeed_i3c_read(uint64_t offset, uint64_t data) "I3C read: offset 0x%" PRIx64 " data 0x%" PRIx64 262 aspeed_i3c_write(uint64_t offset, uint64_t data) "I3C write: offset 0x%" PRIx64 " data 0x%" PRIx64 263 aspeed_i3c_device_read(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] read: offset 0x%" PRIx64 " data 0x%" PRIx64 264 aspeed_i3c_device_write(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] write: offset 0x%" PRIx64 " data 0x%" PRIx64 265 266 # aspeed_sdmc.c 267 aspeed_sdmc_write(uint64_t reg, uint64_t data) "reg @0x%" PRIx64 " data: 0x%" PRIx64 268 aspeed_sdmc_read(uint64_t reg, uint64_t data) "reg @0x%" PRIx64 " data: 0x%" PRIx64 269 270 # aspeed_peci.c 271 aspeed_peci_read(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 272 aspeed_peci_write(uint64_t offset, uint64_t data) "offset 0x%" PRIx64 " data 0x%" PRIx64 273 aspeed_peci_raise_interrupt(uint32_t ctrl, uint32_t status) "ctrl 0x%" PRIx32 " status 0x%" PRIx32 274 275 # bcm2835_property.c 276 bcm2835_mbox_property(uint32_t tag, uint32_t bufsize, size_t resplen) "mbox property tag:0x%08x in_sz:%u out_sz:%zu" 277 278 # bcm2835_mbox.c 279 bcm2835_mbox_write(unsigned int size, uint64_t addr, uint64_t value) "mbox write sz:%u addr:0x%"PRIx64" data:0x%"PRIx64 280 bcm2835_mbox_read(unsigned int size, uint64_t addr, uint64_t value) "mbox read sz:%u addr:0x%"PRIx64" data:0x%"PRIx64 281 bcm2835_mbox_irq(unsigned level) "mbox irq:ARM level:%u" 282 283 # mac_via.c 284 via1_rtc_update_data_out(int count, int value) "count=%d value=0x%02x" 285 via1_rtc_update_data_in(int count, int value) "count=%d value=0x%02x" 286 via1_rtc_internal_status(int cmd, int alt, int value) "cmd=0x%02x alt=0x%02x value=0x%02x" 287 via1_rtc_internal_cmd(int cmd) "cmd=0x%02x" 288 via1_rtc_cmd_invalid(int value) "value=0x%02x" 289 via1_rtc_internal_time(uint32_t time) "time=0x%08x" 290 via1_rtc_internal_set_cmd(int cmd) "cmd=0x%02x" 291 via1_rtc_internal_ignore_cmd(int cmd) "cmd=0x%02x" 292 via1_rtc_internal_set_alt(int alt, int sector, int offset) "alt=0x%02x sector=%u offset=%u" 293 via1_rtc_cmd_seconds_read(int reg, int value) "reg=%d value=0x%02x" 294 via1_rtc_cmd_seconds_write(int reg, int value) "reg=%d value=0x%02x" 295 via1_rtc_cmd_test_write(int value) "value=0x%02x" 296 via1_rtc_cmd_wprotect_write(int value) "value=0x%02x" 297 via1_rtc_cmd_pram_read(int addr, int value) "addr=%u value=0x%02x" 298 via1_rtc_cmd_pram_write(int addr, int value) "addr=%u value=0x%02x" 299 via1_rtc_cmd_pram_sect_read(int sector, int offset, int addr, int value) "sector=%u offset=%u addr=0x%x value=0x%02x" 300 via1_rtc_cmd_pram_sect_write(int sector, int offset, int addr, int value) "sector=%u offset=%u addr=0x%x value=0x%02x" 301 via1_adb_send(const char *state, uint8_t data, const char *vadbint) "state %s data=0x%02x vADBInt=%s" 302 via1_adb_receive(const char *state, uint8_t data, const char *vadbint, int status, int index, int size) "state %s data=0x%02x vADBInt=%s status=0x%x index=%d size=%d" 303 via1_adb_poll(uint8_t data, const char *vadbint, int status, int index, int size) "data=0x%02x vADBInt=%s status=0x%x index=%d size=%d" 304 via1_adb_netbsd_enum_hack(void) "using NetBSD enum hack" 305 via1_auxmode(int mode) "setting auxmode to %d" 306 via1_timer_hack_state(int state) "setting timer_hack_state to %d" 307 308 # grlib_ahb_apb_pnp.c 309 grlib_ahb_pnp_read(uint64_t addr, unsigned size, uint32_t value) "AHB PnP read addr:0x%03"PRIx64" size:%u data:0x%08x" 310 grlib_apb_pnp_read(uint64_t addr, unsigned size, uint32_t value) "APB PnP read addr:0x%03"PRIx64" size:%u data:0x%08x" 311 312 # led.c 313 led_set_intensity(const char *color, const char *desc, uint8_t intensity_percent) "LED desc:'%s' color:%s intensity: %u%%" 314 led_change_intensity(const char *color, const char *desc, uint8_t old_intensity_percent, uint8_t new_intensity_percent) "LED desc:'%s' color:%s intensity %u%% -> %u%%" 315 316 # pca9552.c 317 pca955x_gpio_status(const char *description, const char *buf) "%s GPIOs 0-15 [%s]" 318 pca955x_gpio_change(const char *description, unsigned id, unsigned prev_state, unsigned current_state) "%s GPIO id:%u status: %u -> %u" 319 320 # bcm2835_cprman.c 321 bcm2835_cprman_read(uint64_t offset, uint64_t value) "offset:0x%" PRIx64 " value:0x%" PRIx64 322 bcm2835_cprman_write(uint64_t offset, uint64_t value) "offset:0x%" PRIx64 " value:0x%" PRIx64 323 bcm2835_cprman_write_invalid_magic(uint64_t offset, uint64_t value) "offset:0x%" PRIx64 " value:0x%" PRIx64 324 325 # virt_ctrl.c 326 virt_ctrl_read(void *dev, unsigned int addr, unsigned int size, uint64_t value) "ctrl: %p reg: 0x%02x size: %d value: 0x%"PRIx64 327 virt_ctrl_write(void *dev, unsigned int addr, unsigned int size, uint64_t value) "ctrl: %p reg: 0x%02x size: %d value: 0x%"PRIx64 328 virt_ctrl_reset(void *dev) "ctrl: %p" 329 virt_ctrl_realize(void *dev) "ctrl: %p" 330 virt_ctrl_instance_init(void *dev) "ctrl: %p" 331 332 # lasi.c 333 lasi_chip_mem_valid(uint64_t addr, uint32_t val) "access to addr 0x%"PRIx64" is %d" 334 lasi_chip_read(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x" 335 lasi_chip_write(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x" 336 337 # djmemc.c 338 djmemc_read(int reg, uint64_t value, unsigned int size) "reg=0x%x value=0x%"PRIx64" size=%u" 339 djmemc_write(int reg, uint64_t value, unsigned int size) "reg=0x%x value=0x%"PRIx64" size=%u" 340 341 # iosb.c 342 iosb_read(int reg, uint64_t value, unsigned int size) "reg=0x%x value=0x%"PRIx64" size=%u" 343 iosb_write(int reg, uint64_t value, unsigned int size) "reg=0x%x value=0x%"PRIx64" size=%u" 344