1 /* 2 * Nokia N-series internet tablets. 3 * 4 * Copyright (C) 2007 Nokia Corporation 5 * Written by Andrzej Zaborowski <andrew@openedhand.com> 6 * 7 * This program is free software; you can redistribute it and/or 8 * modify it under the terms of the GNU General Public License as 9 * published by the Free Software Foundation; either version 2 or 10 * (at your option) version 3 of the License. 11 * 12 * This program is distributed in the hope that it will be useful, 13 * but WITHOUT ANY WARRANTY; without even the implied warranty of 14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 15 * GNU General Public License for more details. 16 * 17 * You should have received a copy of the GNU General Public License along 18 * with this program; if not, see <http://www.gnu.org/licenses/>. 19 */ 20 21 #include "qemu/osdep.h" 22 #include "qapi/error.h" 23 #include "cpu.h" 24 #include "qemu/cutils.h" 25 #include "qemu/bswap.h" 26 #include "sysemu/sysemu.h" 27 #include "hw/arm/omap.h" 28 #include "hw/arm/arm.h" 29 #include "hw/irq.h" 30 #include "ui/console.h" 31 #include "hw/boards.h" 32 #include "hw/i2c/i2c.h" 33 #include "hw/devices.h" 34 #include "hw/block/flash.h" 35 #include "hw/hw.h" 36 #include "hw/bt.h" 37 #include "hw/loader.h" 38 #include "hw/sysbus.h" 39 #include "qemu/log.h" 40 #include "exec/address-spaces.h" 41 42 /* Nokia N8x0 support */ 43 struct n800_s { 44 struct omap_mpu_state_s *mpu; 45 46 struct rfbi_chip_s blizzard; 47 struct { 48 void *opaque; 49 uint32_t (*txrx)(void *opaque, uint32_t value, int len); 50 uWireSlave *chip; 51 } ts; 52 53 int keymap[0x80]; 54 DeviceState *kbd; 55 56 DeviceState *usb; 57 void *retu; 58 void *tahvo; 59 DeviceState *nand; 60 }; 61 62 /* GPIO pins */ 63 #define N8X0_TUSB_ENABLE_GPIO 0 64 #define N800_MMC2_WP_GPIO 8 65 #define N800_UNKNOWN_GPIO0 9 /* out */ 66 #define N810_MMC2_VIOSD_GPIO 9 67 #define N810_HEADSET_AMP_GPIO 10 68 #define N800_CAM_TURN_GPIO 12 69 #define N810_GPS_RESET_GPIO 12 70 #define N800_BLIZZARD_POWERDOWN_GPIO 15 71 #define N800_MMC1_WP_GPIO 23 72 #define N810_MMC2_VSD_GPIO 23 73 #define N8X0_ONENAND_GPIO 26 74 #define N810_BLIZZARD_RESET_GPIO 30 75 #define N800_UNKNOWN_GPIO2 53 /* out */ 76 #define N8X0_TUSB_INT_GPIO 58 77 #define N8X0_BT_WKUP_GPIO 61 78 #define N8X0_STI_GPIO 62 79 #define N8X0_CBUS_SEL_GPIO 64 80 #define N8X0_CBUS_DAT_GPIO 65 81 #define N8X0_CBUS_CLK_GPIO 66 82 #define N8X0_WLAN_IRQ_GPIO 87 83 #define N8X0_BT_RESET_GPIO 92 84 #define N8X0_TEA5761_CS_GPIO 93 85 #define N800_UNKNOWN_GPIO 94 86 #define N810_TSC_RESET_GPIO 94 87 #define N800_CAM_ACT_GPIO 95 88 #define N810_GPS_WAKEUP_GPIO 95 89 #define N8X0_MMC_CS_GPIO 96 90 #define N8X0_WLAN_PWR_GPIO 97 91 #define N8X0_BT_HOST_WKUP_GPIO 98 92 #define N810_SPEAKER_AMP_GPIO 101 93 #define N810_KB_LOCK_GPIO 102 94 #define N800_TSC_TS_GPIO 103 95 #define N810_TSC_TS_GPIO 106 96 #define N8X0_HEADPHONE_GPIO 107 97 #define N8X0_RETU_GPIO 108 98 #define N800_TSC_KP_IRQ_GPIO 109 99 #define N810_KEYBOARD_GPIO 109 100 #define N800_BAT_COVER_GPIO 110 101 #define N810_SLIDE_GPIO 110 102 #define N8X0_TAHVO_GPIO 111 103 #define N800_UNKNOWN_GPIO4 112 /* out */ 104 #define N810_SLEEPX_LED_GPIO 112 105 #define N800_TSC_RESET_GPIO 118 /* ? */ 106 #define N810_AIC33_RESET_GPIO 118 107 #define N800_TSC_UNKNOWN_GPIO 119 /* out */ 108 #define N8X0_TMP105_GPIO 125 109 110 /* Config */ 111 #define BT_UART 0 112 #define XLDR_LL_UART 1 113 114 /* Addresses on the I2C bus 0 */ 115 #define N810_TLV320AIC33_ADDR 0x18 /* Audio CODEC */ 116 #define N8X0_TCM825x_ADDR 0x29 /* Camera */ 117 #define N810_LP5521_ADDR 0x32 /* LEDs */ 118 #define N810_TSL2563_ADDR 0x3d /* Light sensor */ 119 #define N810_LM8323_ADDR 0x45 /* Keyboard */ 120 /* Addresses on the I2C bus 1 */ 121 #define N8X0_TMP105_ADDR 0x48 /* Temperature sensor */ 122 #define N8X0_MENELAUS_ADDR 0x72 /* Power management */ 123 124 /* Chipselects on GPMC NOR interface */ 125 #define N8X0_ONENAND_CS 0 126 #define N8X0_USB_ASYNC_CS 1 127 #define N8X0_USB_SYNC_CS 4 128 129 #define N8X0_BD_ADDR 0x00, 0x1a, 0x89, 0x9e, 0x3e, 0x81 130 131 static void n800_mmc_cs_cb(void *opaque, int line, int level) 132 { 133 /* TODO: this seems to actually be connected to the menelaus, to 134 * which also both MMC slots connect. */ 135 omap_mmc_enable((struct omap_mmc_s *) opaque, !level); 136 } 137 138 static void n8x0_gpio_setup(struct n800_s *s) 139 { 140 qdev_connect_gpio_out(s->mpu->gpio, N8X0_MMC_CS_GPIO, 141 qemu_allocate_irq(n800_mmc_cs_cb, s->mpu->mmc, 0)); 142 qemu_irq_lower(qdev_get_gpio_in(s->mpu->gpio, N800_BAT_COVER_GPIO)); 143 } 144 145 #define MAEMO_CAL_HEADER(...) \ 146 'C', 'o', 'n', 'F', 0x02, 0x00, 0x04, 0x00, \ 147 __VA_ARGS__, \ 148 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 149 150 static const uint8_t n8x0_cal_wlan_mac[] = { 151 MAEMO_CAL_HEADER('w', 'l', 'a', 'n', '-', 'm', 'a', 'c') 152 0x1c, 0x00, 0x00, 0x00, 0x47, 0xd6, 0x69, 0xb3, 153 0x30, 0x08, 0xa0, 0x83, 0x00, 0x00, 0x00, 0x00, 154 0x00, 0x00, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x00, 155 0x89, 0x00, 0x00, 0x00, 0x9e, 0x00, 0x00, 0x00, 156 0x5d, 0x00, 0x00, 0x00, 0xc1, 0x00, 0x00, 0x00, 157 }; 158 159 static const uint8_t n8x0_cal_bt_id[] = { 160 MAEMO_CAL_HEADER('b', 't', '-', 'i', 'd', 0, 0, 0) 161 0x0a, 0x00, 0x00, 0x00, 0xa3, 0x4b, 0xf6, 0x96, 162 0xa8, 0xeb, 0xb2, 0x41, 0x00, 0x00, 0x00, 0x00, 163 N8X0_BD_ADDR, 164 }; 165 166 static void n8x0_nand_setup(struct n800_s *s) 167 { 168 char *otp_region; 169 DriveInfo *dinfo; 170 171 s->nand = qdev_create(NULL, "onenand"); 172 qdev_prop_set_uint16(s->nand, "manufacturer_id", NAND_MFR_SAMSUNG); 173 /* Either 0x40 or 0x48 are OK for the device ID */ 174 qdev_prop_set_uint16(s->nand, "device_id", 0x48); 175 qdev_prop_set_uint16(s->nand, "version_id", 0); 176 qdev_prop_set_int32(s->nand, "shift", 1); 177 dinfo = drive_get(IF_MTD, 0, 0); 178 if (dinfo) { 179 qdev_prop_set_drive(s->nand, "drive", blk_by_legacy_dinfo(dinfo), 180 &error_fatal); 181 } 182 qdev_init_nofail(s->nand); 183 sysbus_connect_irq(SYS_BUS_DEVICE(s->nand), 0, 184 qdev_get_gpio_in(s->mpu->gpio, N8X0_ONENAND_GPIO)); 185 omap_gpmc_attach(s->mpu->gpmc, N8X0_ONENAND_CS, 186 sysbus_mmio_get_region(SYS_BUS_DEVICE(s->nand), 0)); 187 otp_region = onenand_raw_otp(s->nand); 188 189 memcpy(otp_region + 0x000, n8x0_cal_wlan_mac, sizeof(n8x0_cal_wlan_mac)); 190 memcpy(otp_region + 0x800, n8x0_cal_bt_id, sizeof(n8x0_cal_bt_id)); 191 /* XXX: in theory should also update the OOB for both pages */ 192 } 193 194 static qemu_irq n8x0_system_powerdown; 195 196 static void n8x0_powerdown_req(Notifier *n, void *opaque) 197 { 198 qemu_irq_raise(n8x0_system_powerdown); 199 } 200 201 static Notifier n8x0_system_powerdown_notifier = { 202 .notify = n8x0_powerdown_req 203 }; 204 205 static void n8x0_i2c_setup(struct n800_s *s) 206 { 207 DeviceState *dev; 208 qemu_irq tmp_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_TMP105_GPIO); 209 I2CBus *i2c = omap_i2c_bus(s->mpu->i2c[0]); 210 211 /* Attach a menelaus PM chip */ 212 dev = i2c_create_slave(i2c, "twl92230", N8X0_MENELAUS_ADDR); 213 qdev_connect_gpio_out(dev, 3, 214 qdev_get_gpio_in(s->mpu->ih[0], 215 OMAP_INT_24XX_SYS_NIRQ)); 216 217 n8x0_system_powerdown = qdev_get_gpio_in(dev, 3); 218 qemu_register_powerdown_notifier(&n8x0_system_powerdown_notifier); 219 220 /* Attach a TMP105 PM chip (A0 wired to ground) */ 221 dev = i2c_create_slave(i2c, "tmp105", N8X0_TMP105_ADDR); 222 qdev_connect_gpio_out(dev, 0, tmp_irq); 223 } 224 225 /* Touchscreen and keypad controller */ 226 static MouseTransformInfo n800_pointercal = { 227 .x = 800, 228 .y = 480, 229 .a = { 14560, -68, -3455208, -39, -9621, 35152972, 65536 }, 230 }; 231 232 static MouseTransformInfo n810_pointercal = { 233 .x = 800, 234 .y = 480, 235 .a = { 15041, 148, -4731056, 171, -10238, 35933380, 65536 }, 236 }; 237 238 #define RETU_KEYCODE 61 /* F3 */ 239 240 static void n800_key_event(void *opaque, int keycode) 241 { 242 struct n800_s *s = (struct n800_s *) opaque; 243 int code = s->keymap[keycode & 0x7f]; 244 245 if (code == -1) { 246 if ((keycode & 0x7f) == RETU_KEYCODE) { 247 retu_key_event(s->retu, !(keycode & 0x80)); 248 } 249 return; 250 } 251 252 tsc210x_key_event(s->ts.chip, code, !(keycode & 0x80)); 253 } 254 255 static const int n800_keys[16] = { 256 -1, 257 72, /* Up */ 258 63, /* Home (F5) */ 259 -1, 260 75, /* Left */ 261 28, /* Enter */ 262 77, /* Right */ 263 -1, 264 1, /* Cycle (ESC) */ 265 80, /* Down */ 266 62, /* Menu (F4) */ 267 -1, 268 66, /* Zoom- (F8) */ 269 64, /* FullScreen (F6) */ 270 65, /* Zoom+ (F7) */ 271 -1, 272 }; 273 274 static void n800_tsc_kbd_setup(struct n800_s *s) 275 { 276 int i; 277 278 /* XXX: are the three pins inverted inside the chip between the 279 * tsc and the cpu (N4111)? */ 280 qemu_irq penirq = NULL; /* NC */ 281 qemu_irq kbirq = qdev_get_gpio_in(s->mpu->gpio, N800_TSC_KP_IRQ_GPIO); 282 qemu_irq dav = qdev_get_gpio_in(s->mpu->gpio, N800_TSC_TS_GPIO); 283 284 s->ts.chip = tsc2301_init(penirq, kbirq, dav); 285 s->ts.opaque = s->ts.chip->opaque; 286 s->ts.txrx = tsc210x_txrx; 287 288 for (i = 0; i < 0x80; i++) { 289 s->keymap[i] = -1; 290 } 291 for (i = 0; i < 0x10; i++) { 292 if (n800_keys[i] >= 0) { 293 s->keymap[n800_keys[i]] = i; 294 } 295 } 296 297 qemu_add_kbd_event_handler(n800_key_event, s); 298 299 tsc210x_set_transform(s->ts.chip, &n800_pointercal); 300 } 301 302 static void n810_tsc_setup(struct n800_s *s) 303 { 304 qemu_irq pintdav = qdev_get_gpio_in(s->mpu->gpio, N810_TSC_TS_GPIO); 305 306 s->ts.opaque = tsc2005_init(pintdav); 307 s->ts.txrx = tsc2005_txrx; 308 309 tsc2005_set_transform(s->ts.opaque, &n810_pointercal); 310 } 311 312 /* N810 Keyboard controller */ 313 static void n810_key_event(void *opaque, int keycode) 314 { 315 struct n800_s *s = (struct n800_s *) opaque; 316 int code = s->keymap[keycode & 0x7f]; 317 318 if (code == -1) { 319 if ((keycode & 0x7f) == RETU_KEYCODE) { 320 retu_key_event(s->retu, !(keycode & 0x80)); 321 } 322 return; 323 } 324 325 lm832x_key_event(s->kbd, code, !(keycode & 0x80)); 326 } 327 328 #define M 0 329 330 static int n810_keys[0x80] = { 331 [0x01] = 16, /* Q */ 332 [0x02] = 37, /* K */ 333 [0x03] = 24, /* O */ 334 [0x04] = 25, /* P */ 335 [0x05] = 14, /* Backspace */ 336 [0x06] = 30, /* A */ 337 [0x07] = 31, /* S */ 338 [0x08] = 32, /* D */ 339 [0x09] = 33, /* F */ 340 [0x0a] = 34, /* G */ 341 [0x0b] = 35, /* H */ 342 [0x0c] = 36, /* J */ 343 344 [0x11] = 17, /* W */ 345 [0x12] = 62, /* Menu (F4) */ 346 [0x13] = 38, /* L */ 347 [0x14] = 40, /* ' (Apostrophe) */ 348 [0x16] = 44, /* Z */ 349 [0x17] = 45, /* X */ 350 [0x18] = 46, /* C */ 351 [0x19] = 47, /* V */ 352 [0x1a] = 48, /* B */ 353 [0x1b] = 49, /* N */ 354 [0x1c] = 42, /* Shift (Left shift) */ 355 [0x1f] = 65, /* Zoom+ (F7) */ 356 357 [0x21] = 18, /* E */ 358 [0x22] = 39, /* ; (Semicolon) */ 359 [0x23] = 12, /* - (Minus) */ 360 [0x24] = 13, /* = (Equal) */ 361 [0x2b] = 56, /* Fn (Left Alt) */ 362 [0x2c] = 50, /* M */ 363 [0x2f] = 66, /* Zoom- (F8) */ 364 365 [0x31] = 19, /* R */ 366 [0x32] = 29 | M, /* Right Ctrl */ 367 [0x34] = 57, /* Space */ 368 [0x35] = 51, /* , (Comma) */ 369 [0x37] = 72 | M, /* Up */ 370 [0x3c] = 82 | M, /* Compose (Insert) */ 371 [0x3f] = 64, /* FullScreen (F6) */ 372 373 [0x41] = 20, /* T */ 374 [0x44] = 52, /* . (Dot) */ 375 [0x46] = 77 | M, /* Right */ 376 [0x4f] = 63, /* Home (F5) */ 377 [0x51] = 21, /* Y */ 378 [0x53] = 80 | M, /* Down */ 379 [0x55] = 28, /* Enter */ 380 [0x5f] = 1, /* Cycle (ESC) */ 381 382 [0x61] = 22, /* U */ 383 [0x64] = 75 | M, /* Left */ 384 385 [0x71] = 23, /* I */ 386 #if 0 387 [0x75] = 28 | M, /* KP Enter (KP Enter) */ 388 #else 389 [0x75] = 15, /* KP Enter (Tab) */ 390 #endif 391 }; 392 393 #undef M 394 395 static void n810_kbd_setup(struct n800_s *s) 396 { 397 qemu_irq kbd_irq = qdev_get_gpio_in(s->mpu->gpio, N810_KEYBOARD_GPIO); 398 int i; 399 400 for (i = 0; i < 0x80; i++) { 401 s->keymap[i] = -1; 402 } 403 for (i = 0; i < 0x80; i++) { 404 if (n810_keys[i] > 0) { 405 s->keymap[n810_keys[i]] = i; 406 } 407 } 408 409 qemu_add_kbd_event_handler(n810_key_event, s); 410 411 /* Attach the LM8322 keyboard to the I2C bus, 412 * should happen in n8x0_i2c_setup and s->kbd be initialised here. */ 413 s->kbd = i2c_create_slave(omap_i2c_bus(s->mpu->i2c[0]), 414 "lm8323", N810_LM8323_ADDR); 415 qdev_connect_gpio_out(s->kbd, 0, kbd_irq); 416 } 417 418 /* LCD MIPI DBI-C controller (URAL) */ 419 struct mipid_s { 420 int resp[4]; 421 int param[4]; 422 int p; 423 int pm; 424 int cmd; 425 426 int sleep; 427 int booster; 428 int te; 429 int selfcheck; 430 int partial; 431 int normal; 432 int vscr; 433 int invert; 434 int onoff; 435 int gamma; 436 uint32_t id; 437 }; 438 439 static void mipid_reset(struct mipid_s *s) 440 { 441 s->pm = 0; 442 s->cmd = 0; 443 444 s->sleep = 1; 445 s->booster = 0; 446 s->selfcheck = 447 (1 << 7) | /* Register loading OK. */ 448 (1 << 5) | /* The chip is attached. */ 449 (1 << 4); /* Display glass still in one piece. */ 450 s->te = 0; 451 s->partial = 0; 452 s->normal = 1; 453 s->vscr = 0; 454 s->invert = 0; 455 s->onoff = 1; 456 s->gamma = 0; 457 } 458 459 static uint32_t mipid_txrx(void *opaque, uint32_t cmd, int len) 460 { 461 struct mipid_s *s = (struct mipid_s *) opaque; 462 uint8_t ret; 463 464 if (len > 9) { 465 hw_error("%s: FIXME: bad SPI word width %i\n", __func__, len); 466 } 467 468 if (s->p >= ARRAY_SIZE(s->resp)) { 469 ret = 0; 470 } else { 471 ret = s->resp[s->p++]; 472 } 473 if (s->pm-- > 0) { 474 s->param[s->pm] = cmd; 475 } else { 476 s->cmd = cmd; 477 } 478 479 switch (s->cmd) { 480 case 0x00: /* NOP */ 481 break; 482 483 case 0x01: /* SWRESET */ 484 mipid_reset(s); 485 break; 486 487 case 0x02: /* BSTROFF */ 488 s->booster = 0; 489 break; 490 case 0x03: /* BSTRON */ 491 s->booster = 1; 492 break; 493 494 case 0x04: /* RDDID */ 495 s->p = 0; 496 s->resp[0] = (s->id >> 16) & 0xff; 497 s->resp[1] = (s->id >> 8) & 0xff; 498 s->resp[2] = (s->id >> 0) & 0xff; 499 break; 500 501 case 0x06: /* RD_RED */ 502 case 0x07: /* RD_GREEN */ 503 /* XXX the bootloader sometimes issues RD_BLUE meaning RDDID so 504 * for the bootloader one needs to change this. */ 505 case 0x08: /* RD_BLUE */ 506 s->p = 0; 507 /* TODO: return first pixel components */ 508 s->resp[0] = 0x01; 509 break; 510 511 case 0x09: /* RDDST */ 512 s->p = 0; 513 s->resp[0] = s->booster << 7; 514 s->resp[1] = (5 << 4) | (s->partial << 2) | 515 (s->sleep << 1) | s->normal; 516 s->resp[2] = (s->vscr << 7) | (s->invert << 5) | 517 (s->onoff << 2) | (s->te << 1) | (s->gamma >> 2); 518 s->resp[3] = s->gamma << 6; 519 break; 520 521 case 0x0a: /* RDDPM */ 522 s->p = 0; 523 s->resp[0] = (s->onoff << 2) | (s->normal << 3) | (s->sleep << 4) | 524 (s->partial << 5) | (s->sleep << 6) | (s->booster << 7); 525 break; 526 case 0x0b: /* RDDMADCTR */ 527 s->p = 0; 528 s->resp[0] = 0; 529 break; 530 case 0x0c: /* RDDCOLMOD */ 531 s->p = 0; 532 s->resp[0] = 5; /* 65K colours */ 533 break; 534 case 0x0d: /* RDDIM */ 535 s->p = 0; 536 s->resp[0] = (s->invert << 5) | (s->vscr << 7) | s->gamma; 537 break; 538 case 0x0e: /* RDDSM */ 539 s->p = 0; 540 s->resp[0] = s->te << 7; 541 break; 542 case 0x0f: /* RDDSDR */ 543 s->p = 0; 544 s->resp[0] = s->selfcheck; 545 break; 546 547 case 0x10: /* SLPIN */ 548 s->sleep = 1; 549 break; 550 case 0x11: /* SLPOUT */ 551 s->sleep = 0; 552 s->selfcheck ^= 1 << 6; /* POFF self-diagnosis Ok */ 553 break; 554 555 case 0x12: /* PTLON */ 556 s->partial = 1; 557 s->normal = 0; 558 s->vscr = 0; 559 break; 560 case 0x13: /* NORON */ 561 s->partial = 0; 562 s->normal = 1; 563 s->vscr = 0; 564 break; 565 566 case 0x20: /* INVOFF */ 567 s->invert = 0; 568 break; 569 case 0x21: /* INVON */ 570 s->invert = 1; 571 break; 572 573 case 0x22: /* APOFF */ 574 case 0x23: /* APON */ 575 goto bad_cmd; 576 577 case 0x25: /* WRCNTR */ 578 if (s->pm < 0) { 579 s->pm = 1; 580 } 581 goto bad_cmd; 582 583 case 0x26: /* GAMSET */ 584 if (!s->pm) { 585 s->gamma = ctz32(s->param[0] & 0xf); 586 if (s->gamma == 32) { 587 s->gamma = -1; /* XXX: should this be 0? */ 588 } 589 } else if (s->pm < 0) { 590 s->pm = 1; 591 } 592 break; 593 594 case 0x28: /* DISPOFF */ 595 s->onoff = 0; 596 break; 597 case 0x29: /* DISPON */ 598 s->onoff = 1; 599 break; 600 601 case 0x2a: /* CASET */ 602 case 0x2b: /* RASET */ 603 case 0x2c: /* RAMWR */ 604 case 0x2d: /* RGBSET */ 605 case 0x2e: /* RAMRD */ 606 case 0x30: /* PTLAR */ 607 case 0x33: /* SCRLAR */ 608 goto bad_cmd; 609 610 case 0x34: /* TEOFF */ 611 s->te = 0; 612 break; 613 case 0x35: /* TEON */ 614 if (!s->pm) { 615 s->te = 1; 616 } else if (s->pm < 0) { 617 s->pm = 1; 618 } 619 break; 620 621 case 0x36: /* MADCTR */ 622 goto bad_cmd; 623 624 case 0x37: /* VSCSAD */ 625 s->partial = 0; 626 s->normal = 0; 627 s->vscr = 1; 628 break; 629 630 case 0x38: /* IDMOFF */ 631 case 0x39: /* IDMON */ 632 case 0x3a: /* COLMOD */ 633 goto bad_cmd; 634 635 case 0xb0: /* CLKINT / DISCTL */ 636 case 0xb1: /* CLKEXT */ 637 if (s->pm < 0) { 638 s->pm = 2; 639 } 640 break; 641 642 case 0xb4: /* FRMSEL */ 643 break; 644 645 case 0xb5: /* FRM8SEL */ 646 case 0xb6: /* TMPRNG / INIESC */ 647 case 0xb7: /* TMPHIS / NOP2 */ 648 case 0xb8: /* TMPREAD / MADCTL */ 649 case 0xba: /* DISTCTR */ 650 case 0xbb: /* EPVOL */ 651 goto bad_cmd; 652 653 case 0xbd: /* Unknown */ 654 s->p = 0; 655 s->resp[0] = 0; 656 s->resp[1] = 1; 657 break; 658 659 case 0xc2: /* IFMOD */ 660 if (s->pm < 0) { 661 s->pm = 2; 662 } 663 break; 664 665 case 0xc6: /* PWRCTL */ 666 case 0xc7: /* PPWRCTL */ 667 case 0xd0: /* EPWROUT */ 668 case 0xd1: /* EPWRIN */ 669 case 0xd4: /* RDEV */ 670 case 0xd5: /* RDRR */ 671 goto bad_cmd; 672 673 case 0xda: /* RDID1 */ 674 s->p = 0; 675 s->resp[0] = (s->id >> 16) & 0xff; 676 break; 677 case 0xdb: /* RDID2 */ 678 s->p = 0; 679 s->resp[0] = (s->id >> 8) & 0xff; 680 break; 681 case 0xdc: /* RDID3 */ 682 s->p = 0; 683 s->resp[0] = (s->id >> 0) & 0xff; 684 break; 685 686 default: 687 bad_cmd: 688 qemu_log_mask(LOG_GUEST_ERROR, 689 "%s: unknown command %02x\n", __func__, s->cmd); 690 break; 691 } 692 693 return ret; 694 } 695 696 static void *mipid_init(void) 697 { 698 struct mipid_s *s = (struct mipid_s *) g_malloc0(sizeof(*s)); 699 700 s->id = 0x838f03; 701 mipid_reset(s); 702 703 return s; 704 } 705 706 static void n8x0_spi_setup(struct n800_s *s) 707 { 708 void *tsc = s->ts.opaque; 709 void *mipid = mipid_init(); 710 711 omap_mcspi_attach(s->mpu->mcspi[0], s->ts.txrx, tsc, 0); 712 omap_mcspi_attach(s->mpu->mcspi[0], mipid_txrx, mipid, 1); 713 } 714 715 /* This task is normally performed by the bootloader. If we're loading 716 * a kernel directly, we need to enable the Blizzard ourselves. */ 717 static void n800_dss_init(struct rfbi_chip_s *chip) 718 { 719 uint8_t *fb_blank; 720 721 chip->write(chip->opaque, 0, 0x2a); /* LCD Width register */ 722 chip->write(chip->opaque, 1, 0x64); 723 chip->write(chip->opaque, 0, 0x2c); /* LCD HNDP register */ 724 chip->write(chip->opaque, 1, 0x1e); 725 chip->write(chip->opaque, 0, 0x2e); /* LCD Height 0 register */ 726 chip->write(chip->opaque, 1, 0xe0); 727 chip->write(chip->opaque, 0, 0x30); /* LCD Height 1 register */ 728 chip->write(chip->opaque, 1, 0x01); 729 chip->write(chip->opaque, 0, 0x32); /* LCD VNDP register */ 730 chip->write(chip->opaque, 1, 0x06); 731 chip->write(chip->opaque, 0, 0x68); /* Display Mode register */ 732 chip->write(chip->opaque, 1, 1); /* Enable bit */ 733 734 chip->write(chip->opaque, 0, 0x6c); 735 chip->write(chip->opaque, 1, 0x00); /* Input X Start Position */ 736 chip->write(chip->opaque, 1, 0x00); /* Input X Start Position */ 737 chip->write(chip->opaque, 1, 0x00); /* Input Y Start Position */ 738 chip->write(chip->opaque, 1, 0x00); /* Input Y Start Position */ 739 chip->write(chip->opaque, 1, 0x1f); /* Input X End Position */ 740 chip->write(chip->opaque, 1, 0x03); /* Input X End Position */ 741 chip->write(chip->opaque, 1, 0xdf); /* Input Y End Position */ 742 chip->write(chip->opaque, 1, 0x01); /* Input Y End Position */ 743 chip->write(chip->opaque, 1, 0x00); /* Output X Start Position */ 744 chip->write(chip->opaque, 1, 0x00); /* Output X Start Position */ 745 chip->write(chip->opaque, 1, 0x00); /* Output Y Start Position */ 746 chip->write(chip->opaque, 1, 0x00); /* Output Y Start Position */ 747 chip->write(chip->opaque, 1, 0x1f); /* Output X End Position */ 748 chip->write(chip->opaque, 1, 0x03); /* Output X End Position */ 749 chip->write(chip->opaque, 1, 0xdf); /* Output Y End Position */ 750 chip->write(chip->opaque, 1, 0x01); /* Output Y End Position */ 751 chip->write(chip->opaque, 1, 0x01); /* Input Data Format */ 752 chip->write(chip->opaque, 1, 0x01); /* Data Source Select */ 753 754 fb_blank = memset(g_malloc(800 * 480 * 2), 0xff, 800 * 480 * 2); 755 /* Display Memory Data Port */ 756 chip->block(chip->opaque, 1, fb_blank, 800 * 480 * 2, 800); 757 g_free(fb_blank); 758 } 759 760 static void n8x0_dss_setup(struct n800_s *s) 761 { 762 s->blizzard.opaque = s1d13745_init(NULL); 763 s->blizzard.block = s1d13745_write_block; 764 s->blizzard.write = s1d13745_write; 765 s->blizzard.read = s1d13745_read; 766 767 omap_rfbi_attach(s->mpu->dss, 0, &s->blizzard); 768 } 769 770 static void n8x0_cbus_setup(struct n800_s *s) 771 { 772 qemu_irq dat_out = qdev_get_gpio_in(s->mpu->gpio, N8X0_CBUS_DAT_GPIO); 773 qemu_irq retu_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_RETU_GPIO); 774 qemu_irq tahvo_irq = qdev_get_gpio_in(s->mpu->gpio, N8X0_TAHVO_GPIO); 775 776 CBus *cbus = cbus_init(dat_out); 777 778 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_CLK_GPIO, cbus->clk); 779 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_DAT_GPIO, cbus->dat); 780 qdev_connect_gpio_out(s->mpu->gpio, N8X0_CBUS_SEL_GPIO, cbus->sel); 781 782 cbus_attach(cbus, s->retu = retu_init(retu_irq, 1)); 783 cbus_attach(cbus, s->tahvo = tahvo_init(tahvo_irq, 1)); 784 } 785 786 static void n8x0_uart_setup(struct n800_s *s) 787 { 788 Chardev *radio = uart_hci_init(); 789 790 qdev_connect_gpio_out(s->mpu->gpio, N8X0_BT_RESET_GPIO, 791 csrhci_pins_get(radio)[csrhci_pin_reset]); 792 qdev_connect_gpio_out(s->mpu->gpio, N8X0_BT_WKUP_GPIO, 793 csrhci_pins_get(radio)[csrhci_pin_wakeup]); 794 795 omap_uart_attach(s->mpu->uart[BT_UART], radio); 796 } 797 798 static void n8x0_usb_setup(struct n800_s *s) 799 { 800 SysBusDevice *dev; 801 s->usb = qdev_create(NULL, "tusb6010"); 802 dev = SYS_BUS_DEVICE(s->usb); 803 qdev_init_nofail(s->usb); 804 sysbus_connect_irq(dev, 0, 805 qdev_get_gpio_in(s->mpu->gpio, N8X0_TUSB_INT_GPIO)); 806 /* Using the NOR interface */ 807 omap_gpmc_attach(s->mpu->gpmc, N8X0_USB_ASYNC_CS, 808 sysbus_mmio_get_region(dev, 0)); 809 omap_gpmc_attach(s->mpu->gpmc, N8X0_USB_SYNC_CS, 810 sysbus_mmio_get_region(dev, 1)); 811 qdev_connect_gpio_out(s->mpu->gpio, N8X0_TUSB_ENABLE_GPIO, 812 qdev_get_gpio_in(s->usb, 0)); /* tusb_pwr */ 813 } 814 815 /* Setup done before the main bootloader starts by some early setup code 816 * - used when we want to run the main bootloader in emulation. This 817 * isn't documented. */ 818 static uint32_t n800_pinout[104] = { 819 0x080f00d8, 0x00d40808, 0x03080808, 0x080800d0, 820 0x00dc0808, 0x0b0f0f00, 0x080800b4, 0x00c00808, 821 0x08080808, 0x180800c4, 0x00b80000, 0x08080808, 822 0x080800bc, 0x00cc0808, 0x08081818, 0x18180128, 823 0x01241800, 0x18181818, 0x000000f0, 0x01300000, 824 0x00001b0b, 0x1b0f0138, 0x00e0181b, 0x1b031b0b, 825 0x180f0078, 0x00740018, 0x0f0f0f1a, 0x00000080, 826 0x007c0000, 0x00000000, 0x00000088, 0x00840000, 827 0x00000000, 0x00000094, 0x00980300, 0x0f180003, 828 0x0000008c, 0x00900f0f, 0x0f0f1b00, 0x0f00009c, 829 0x01140000, 0x1b1b0f18, 0x0818013c, 0x01400008, 830 0x00001818, 0x000b0110, 0x010c1800, 0x0b030b0f, 831 0x181800f4, 0x00f81818, 0x00000018, 0x000000fc, 832 0x00401808, 0x00000000, 0x0f1b0030, 0x003c0008, 833 0x00000000, 0x00000038, 0x00340000, 0x00000000, 834 0x1a080070, 0x00641a1a, 0x08080808, 0x08080060, 835 0x005c0808, 0x08080808, 0x08080058, 0x00540808, 836 0x08080808, 0x0808006c, 0x00680808, 0x08080808, 837 0x000000a8, 0x00b00000, 0x08080808, 0x000000a0, 838 0x00a40000, 0x00000000, 0x08ff0050, 0x004c0808, 839 0xffffffff, 0xffff0048, 0x0044ffff, 0xffffffff, 840 0x000000ac, 0x01040800, 0x08080b0f, 0x18180100, 841 0x01081818, 0x0b0b1808, 0x1a0300e4, 0x012c0b1a, 842 0x02020018, 0x0b000134, 0x011c0800, 0x0b1b1b00, 843 0x0f0000c8, 0x00ec181b, 0x000f0f02, 0x00180118, 844 0x01200000, 0x0f0b1b1b, 0x0f0200e8, 0x0000020b, 845 }; 846 847 static void n800_setup_nolo_tags(void *sram_base) 848 { 849 int i; 850 uint32_t *p = sram_base + 0x8000; 851 uint32_t *v = sram_base + 0xa000; 852 853 memset(p, 0, 0x3000); 854 855 strcpy((void *) (p + 0), "QEMU N800"); 856 857 strcpy((void *) (p + 8), "F5"); 858 859 stl_p(p + 10, 0x04f70000); 860 strcpy((void *) (p + 9), "RX-34"); 861 862 /* RAM size in MB? */ 863 stl_p(p + 12, 0x80); 864 865 /* Pointer to the list of tags */ 866 stl_p(p + 13, OMAP2_SRAM_BASE + 0x9000); 867 868 /* The NOLO tags start here */ 869 p = sram_base + 0x9000; 870 #define ADD_TAG(tag, len) \ 871 stw_p((uint16_t *) p + 0, tag); \ 872 stw_p((uint16_t *) p + 1, len); p++; \ 873 stl_p(p++, OMAP2_SRAM_BASE | (((void *) v - sram_base) & 0xffff)); 874 875 /* OMAP STI console? Pin out settings? */ 876 ADD_TAG(0x6e01, 414); 877 for (i = 0; i < ARRAY_SIZE(n800_pinout); i++) { 878 stl_p(v++, n800_pinout[i]); 879 } 880 881 /* Kernel memsize? */ 882 ADD_TAG(0x6e05, 1); 883 stl_p(v++, 2); 884 885 /* NOLO serial console */ 886 ADD_TAG(0x6e02, 4); 887 stl_p(v++, XLDR_LL_UART); /* UART number (1 - 3) */ 888 889 #if 0 890 /* CBUS settings (Retu/AVilma) */ 891 ADD_TAG(0x6e03, 6); 892 stw_p((uint16_t *) v + 0, 65); /* CBUS GPIO0 */ 893 stw_p((uint16_t *) v + 1, 66); /* CBUS GPIO1 */ 894 stw_p((uint16_t *) v + 2, 64); /* CBUS GPIO2 */ 895 v += 2; 896 #endif 897 898 /* Nokia ASIC BB5 (Retu/Tahvo) */ 899 ADD_TAG(0x6e0a, 4); 900 stw_p((uint16_t *) v + 0, 111); /* "Retu" interrupt GPIO */ 901 stw_p((uint16_t *) v + 1, 108); /* "Tahvo" interrupt GPIO */ 902 v++; 903 904 /* LCD console? */ 905 ADD_TAG(0x6e04, 4); 906 stw_p((uint16_t *) v + 0, 30); /* ??? */ 907 stw_p((uint16_t *) v + 1, 24); /* ??? */ 908 v++; 909 910 #if 0 911 /* LCD settings */ 912 ADD_TAG(0x6e06, 2); 913 stw_p((uint16_t *) (v++), 15); /* ??? */ 914 #endif 915 916 /* I^2C (Menelaus) */ 917 ADD_TAG(0x6e07, 4); 918 stl_p(v++, 0x00720000); /* ??? */ 919 920 /* Unknown */ 921 ADD_TAG(0x6e0b, 6); 922 stw_p((uint16_t *) v + 0, 94); /* ??? */ 923 stw_p((uint16_t *) v + 1, 23); /* ??? */ 924 stw_p((uint16_t *) v + 2, 0); /* ??? */ 925 v += 2; 926 927 /* OMAP gpio switch info */ 928 ADD_TAG(0x6e0c, 80); 929 strcpy((void *) v, "bat_cover"); v += 3; 930 stw_p((uint16_t *) v + 0, 110); /* GPIO num ??? */ 931 stw_p((uint16_t *) v + 1, 1); /* GPIO num ??? */ 932 v += 2; 933 strcpy((void *) v, "cam_act"); v += 3; 934 stw_p((uint16_t *) v + 0, 95); /* GPIO num ??? */ 935 stw_p((uint16_t *) v + 1, 32); /* GPIO num ??? */ 936 v += 2; 937 strcpy((void *) v, "cam_turn"); v += 3; 938 stw_p((uint16_t *) v + 0, 12); /* GPIO num ??? */ 939 stw_p((uint16_t *) v + 1, 33); /* GPIO num ??? */ 940 v += 2; 941 strcpy((void *) v, "headphone"); v += 3; 942 stw_p((uint16_t *) v + 0, 107); /* GPIO num ??? */ 943 stw_p((uint16_t *) v + 1, 17); /* GPIO num ??? */ 944 v += 2; 945 946 /* Bluetooth */ 947 ADD_TAG(0x6e0e, 12); 948 stl_p(v++, 0x5c623d01); /* ??? */ 949 stl_p(v++, 0x00000201); /* ??? */ 950 stl_p(v++, 0x00000000); /* ??? */ 951 952 /* CX3110x WLAN settings */ 953 ADD_TAG(0x6e0f, 8); 954 stl_p(v++, 0x00610025); /* ??? */ 955 stl_p(v++, 0xffff0057); /* ??? */ 956 957 /* MMC host settings */ 958 ADD_TAG(0x6e10, 12); 959 stl_p(v++, 0xffff000f); /* ??? */ 960 stl_p(v++, 0xffffffff); /* ??? */ 961 stl_p(v++, 0x00000060); /* ??? */ 962 963 /* OneNAND chip select */ 964 ADD_TAG(0x6e11, 10); 965 stl_p(v++, 0x00000401); /* ??? */ 966 stl_p(v++, 0x0002003a); /* ??? */ 967 stl_p(v++, 0x00000002); /* ??? */ 968 969 /* TEA5761 sensor settings */ 970 ADD_TAG(0x6e12, 2); 971 stl_p(v++, 93); /* GPIO num ??? */ 972 973 #if 0 974 /* Unknown tag */ 975 ADD_TAG(6e09, 0); 976 977 /* Kernel UART / console */ 978 ADD_TAG(6e12, 0); 979 #endif 980 981 /* End of the list */ 982 stl_p(p++, 0x00000000); 983 stl_p(p++, 0x00000000); 984 } 985 986 /* This task is normally performed by the bootloader. If we're loading 987 * a kernel directly, we need to set up GPMC mappings ourselves. */ 988 static void n800_gpmc_init(struct n800_s *s) 989 { 990 uint32_t config7 = 991 (0xf << 8) | /* MASKADDRESS */ 992 (1 << 6) | /* CSVALID */ 993 (4 << 0); /* BASEADDRESS */ 994 995 cpu_physical_memory_write(0x6800a078, /* GPMC_CONFIG7_0 */ 996 &config7, sizeof(config7)); 997 } 998 999 /* Setup sequence done by the bootloader */ 1000 static void n8x0_boot_init(void *opaque) 1001 { 1002 struct n800_s *s = (struct n800_s *) opaque; 1003 uint32_t buf; 1004 1005 /* PRCM setup */ 1006 #define omap_writel(addr, val) \ 1007 buf = (val); \ 1008 cpu_physical_memory_write(addr, &buf, sizeof(buf)) 1009 1010 omap_writel(0x48008060, 0x41); /* PRCM_CLKSRC_CTRL */ 1011 omap_writel(0x48008070, 1); /* PRCM_CLKOUT_CTRL */ 1012 omap_writel(0x48008078, 0); /* PRCM_CLKEMUL_CTRL */ 1013 omap_writel(0x48008090, 0); /* PRCM_VOLTSETUP */ 1014 omap_writel(0x48008094, 0); /* PRCM_CLKSSETUP */ 1015 omap_writel(0x48008098, 0); /* PRCM_POLCTRL */ 1016 omap_writel(0x48008140, 2); /* CM_CLKSEL_MPU */ 1017 omap_writel(0x48008148, 0); /* CM_CLKSTCTRL_MPU */ 1018 omap_writel(0x48008158, 1); /* RM_RSTST_MPU */ 1019 omap_writel(0x480081c8, 0x15); /* PM_WKDEP_MPU */ 1020 omap_writel(0x480081d4, 0x1d4); /* PM_EVGENCTRL_MPU */ 1021 omap_writel(0x480081d8, 0); /* PM_EVEGENONTIM_MPU */ 1022 omap_writel(0x480081dc, 0); /* PM_EVEGENOFFTIM_MPU */ 1023 omap_writel(0x480081e0, 0xc); /* PM_PWSTCTRL_MPU */ 1024 omap_writel(0x48008200, 0x047e7ff7); /* CM_FCLKEN1_CORE */ 1025 omap_writel(0x48008204, 0x00000004); /* CM_FCLKEN2_CORE */ 1026 omap_writel(0x48008210, 0x047e7ff1); /* CM_ICLKEN1_CORE */ 1027 omap_writel(0x48008214, 0x00000004); /* CM_ICLKEN2_CORE */ 1028 omap_writel(0x4800821c, 0x00000000); /* CM_ICLKEN4_CORE */ 1029 omap_writel(0x48008230, 0); /* CM_AUTOIDLE1_CORE */ 1030 omap_writel(0x48008234, 0); /* CM_AUTOIDLE2_CORE */ 1031 omap_writel(0x48008238, 7); /* CM_AUTOIDLE3_CORE */ 1032 omap_writel(0x4800823c, 0); /* CM_AUTOIDLE4_CORE */ 1033 omap_writel(0x48008240, 0x04360626); /* CM_CLKSEL1_CORE */ 1034 omap_writel(0x48008244, 0x00000014); /* CM_CLKSEL2_CORE */ 1035 omap_writel(0x48008248, 0); /* CM_CLKSTCTRL_CORE */ 1036 omap_writel(0x48008300, 0x00000000); /* CM_FCLKEN_GFX */ 1037 omap_writel(0x48008310, 0x00000000); /* CM_ICLKEN_GFX */ 1038 omap_writel(0x48008340, 0x00000001); /* CM_CLKSEL_GFX */ 1039 omap_writel(0x48008400, 0x00000004); /* CM_FCLKEN_WKUP */ 1040 omap_writel(0x48008410, 0x00000004); /* CM_ICLKEN_WKUP */ 1041 omap_writel(0x48008440, 0x00000000); /* CM_CLKSEL_WKUP */ 1042 omap_writel(0x48008500, 0x000000cf); /* CM_CLKEN_PLL */ 1043 omap_writel(0x48008530, 0x0000000c); /* CM_AUTOIDLE_PLL */ 1044 omap_writel(0x48008540, /* CM_CLKSEL1_PLL */ 1045 (0x78 << 12) | (6 << 8)); 1046 omap_writel(0x48008544, 2); /* CM_CLKSEL2_PLL */ 1047 1048 /* GPMC setup */ 1049 n800_gpmc_init(s); 1050 1051 /* Video setup */ 1052 n800_dss_init(&s->blizzard); 1053 1054 /* CPU setup */ 1055 s->mpu->cpu->env.GE = 0x5; 1056 1057 /* If the machine has a slided keyboard, open it */ 1058 if (s->kbd) { 1059 qemu_irq_raise(qdev_get_gpio_in(s->mpu->gpio, N810_SLIDE_GPIO)); 1060 } 1061 } 1062 1063 #define OMAP_TAG_NOKIA_BT 0x4e01 1064 #define OMAP_TAG_WLAN_CX3110X 0x4e02 1065 #define OMAP_TAG_CBUS 0x4e03 1066 #define OMAP_TAG_EM_ASIC_BB5 0x4e04 1067 1068 static struct omap_gpiosw_info_s { 1069 const char *name; 1070 int line; 1071 int type; 1072 } n800_gpiosw_info[] = { 1073 { 1074 "bat_cover", N800_BAT_COVER_GPIO, 1075 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED, 1076 }, { 1077 "cam_act", N800_CAM_ACT_GPIO, 1078 OMAP_GPIOSW_TYPE_ACTIVITY, 1079 }, { 1080 "cam_turn", N800_CAM_TURN_GPIO, 1081 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_INVERTED, 1082 }, { 1083 "headphone", N8X0_HEADPHONE_GPIO, 1084 OMAP_GPIOSW_TYPE_CONNECTION | OMAP_GPIOSW_INVERTED, 1085 }, 1086 { NULL } 1087 }, n810_gpiosw_info[] = { 1088 { 1089 "gps_reset", N810_GPS_RESET_GPIO, 1090 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_OUTPUT, 1091 }, { 1092 "gps_wakeup", N810_GPS_WAKEUP_GPIO, 1093 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_OUTPUT, 1094 }, { 1095 "headphone", N8X0_HEADPHONE_GPIO, 1096 OMAP_GPIOSW_TYPE_CONNECTION | OMAP_GPIOSW_INVERTED, 1097 }, { 1098 "kb_lock", N810_KB_LOCK_GPIO, 1099 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED, 1100 }, { 1101 "sleepx_led", N810_SLEEPX_LED_GPIO, 1102 OMAP_GPIOSW_TYPE_ACTIVITY | OMAP_GPIOSW_INVERTED | OMAP_GPIOSW_OUTPUT, 1103 }, { 1104 "slide", N810_SLIDE_GPIO, 1105 OMAP_GPIOSW_TYPE_COVER | OMAP_GPIOSW_INVERTED, 1106 }, 1107 { NULL } 1108 }; 1109 1110 static struct omap_partition_info_s { 1111 uint32_t offset; 1112 uint32_t size; 1113 int mask; 1114 const char *name; 1115 } n800_part_info[] = { 1116 { 0x00000000, 0x00020000, 0x3, "bootloader" }, 1117 { 0x00020000, 0x00060000, 0x0, "config" }, 1118 { 0x00080000, 0x00200000, 0x0, "kernel" }, 1119 { 0x00280000, 0x00200000, 0x3, "initfs" }, 1120 { 0x00480000, 0x0fb80000, 0x3, "rootfs" }, 1121 1122 { 0, 0, 0, NULL } 1123 }, n810_part_info[] = { 1124 { 0x00000000, 0x00020000, 0x3, "bootloader" }, 1125 { 0x00020000, 0x00060000, 0x0, "config" }, 1126 { 0x00080000, 0x00220000, 0x0, "kernel" }, 1127 { 0x002a0000, 0x00400000, 0x0, "initfs" }, 1128 { 0x006a0000, 0x0f960000, 0x0, "rootfs" }, 1129 1130 { 0, 0, 0, NULL } 1131 }; 1132 1133 static bdaddr_t n8x0_bd_addr = {{ N8X0_BD_ADDR }}; 1134 1135 static int n8x0_atag_setup(void *p, int model) 1136 { 1137 uint8_t *b; 1138 uint16_t *w; 1139 uint32_t *l; 1140 struct omap_gpiosw_info_s *gpiosw; 1141 struct omap_partition_info_s *partition; 1142 const char *tag; 1143 1144 w = p; 1145 1146 stw_p(w++, OMAP_TAG_UART); /* u16 tag */ 1147 stw_p(w++, 4); /* u16 len */ 1148 stw_p(w++, (1 << 2) | (1 << 1) | (1 << 0)); /* uint enabled_uarts */ 1149 w++; 1150 1151 #if 0 1152 stw_p(w++, OMAP_TAG_SERIAL_CONSOLE); /* u16 tag */ 1153 stw_p(w++, 4); /* u16 len */ 1154 stw_p(w++, XLDR_LL_UART + 1); /* u8 console_uart */ 1155 stw_p(w++, 115200); /* u32 console_speed */ 1156 #endif 1157 1158 stw_p(w++, OMAP_TAG_LCD); /* u16 tag */ 1159 stw_p(w++, 36); /* u16 len */ 1160 strcpy((void *) w, "QEMU LCD panel"); /* char panel_name[16] */ 1161 w += 8; 1162 strcpy((void *) w, "blizzard"); /* char ctrl_name[16] */ 1163 w += 8; 1164 stw_p(w++, N810_BLIZZARD_RESET_GPIO); /* TODO: n800 s16 nreset_gpio */ 1165 stw_p(w++, 24); /* u8 data_lines */ 1166 1167 stw_p(w++, OMAP_TAG_CBUS); /* u16 tag */ 1168 stw_p(w++, 8); /* u16 len */ 1169 stw_p(w++, N8X0_CBUS_CLK_GPIO); /* s16 clk_gpio */ 1170 stw_p(w++, N8X0_CBUS_DAT_GPIO); /* s16 dat_gpio */ 1171 stw_p(w++, N8X0_CBUS_SEL_GPIO); /* s16 sel_gpio */ 1172 w++; 1173 1174 stw_p(w++, OMAP_TAG_EM_ASIC_BB5); /* u16 tag */ 1175 stw_p(w++, 4); /* u16 len */ 1176 stw_p(w++, N8X0_RETU_GPIO); /* s16 retu_irq_gpio */ 1177 stw_p(w++, N8X0_TAHVO_GPIO); /* s16 tahvo_irq_gpio */ 1178 1179 gpiosw = (model == 810) ? n810_gpiosw_info : n800_gpiosw_info; 1180 for (; gpiosw->name; gpiosw++) { 1181 stw_p(w++, OMAP_TAG_GPIO_SWITCH); /* u16 tag */ 1182 stw_p(w++, 20); /* u16 len */ 1183 strcpy((void *) w, gpiosw->name); /* char name[12] */ 1184 w += 6; 1185 stw_p(w++, gpiosw->line); /* u16 gpio */ 1186 stw_p(w++, gpiosw->type); 1187 stw_p(w++, 0); 1188 stw_p(w++, 0); 1189 } 1190 1191 stw_p(w++, OMAP_TAG_NOKIA_BT); /* u16 tag */ 1192 stw_p(w++, 12); /* u16 len */ 1193 b = (void *) w; 1194 stb_p(b++, 0x01); /* u8 chip_type (CSR) */ 1195 stb_p(b++, N8X0_BT_WKUP_GPIO); /* u8 bt_wakeup_gpio */ 1196 stb_p(b++, N8X0_BT_HOST_WKUP_GPIO); /* u8 host_wakeup_gpio */ 1197 stb_p(b++, N8X0_BT_RESET_GPIO); /* u8 reset_gpio */ 1198 stb_p(b++, BT_UART + 1); /* u8 bt_uart */ 1199 memcpy(b, &n8x0_bd_addr, 6); /* u8 bd_addr[6] */ 1200 b += 6; 1201 stb_p(b++, 0x02); /* u8 bt_sysclk (38.4) */ 1202 w = (void *) b; 1203 1204 stw_p(w++, OMAP_TAG_WLAN_CX3110X); /* u16 tag */ 1205 stw_p(w++, 8); /* u16 len */ 1206 stw_p(w++, 0x25); /* u8 chip_type */ 1207 stw_p(w++, N8X0_WLAN_PWR_GPIO); /* s16 power_gpio */ 1208 stw_p(w++, N8X0_WLAN_IRQ_GPIO); /* s16 irq_gpio */ 1209 stw_p(w++, -1); /* s16 spi_cs_gpio */ 1210 1211 stw_p(w++, OMAP_TAG_MMC); /* u16 tag */ 1212 stw_p(w++, 16); /* u16 len */ 1213 if (model == 810) { 1214 stw_p(w++, 0x23f); /* unsigned flags */ 1215 stw_p(w++, -1); /* s16 power_pin */ 1216 stw_p(w++, -1); /* s16 switch_pin */ 1217 stw_p(w++, -1); /* s16 wp_pin */ 1218 stw_p(w++, 0x240); /* unsigned flags */ 1219 stw_p(w++, 0xc000); /* s16 power_pin */ 1220 stw_p(w++, 0x0248); /* s16 switch_pin */ 1221 stw_p(w++, 0xc000); /* s16 wp_pin */ 1222 } else { 1223 stw_p(w++, 0xf); /* unsigned flags */ 1224 stw_p(w++, -1); /* s16 power_pin */ 1225 stw_p(w++, -1); /* s16 switch_pin */ 1226 stw_p(w++, -1); /* s16 wp_pin */ 1227 stw_p(w++, 0); /* unsigned flags */ 1228 stw_p(w++, 0); /* s16 power_pin */ 1229 stw_p(w++, 0); /* s16 switch_pin */ 1230 stw_p(w++, 0); /* s16 wp_pin */ 1231 } 1232 1233 stw_p(w++, OMAP_TAG_TEA5761); /* u16 tag */ 1234 stw_p(w++, 4); /* u16 len */ 1235 stw_p(w++, N8X0_TEA5761_CS_GPIO); /* u16 enable_gpio */ 1236 w++; 1237 1238 partition = (model == 810) ? n810_part_info : n800_part_info; 1239 for (; partition->name; partition++) { 1240 stw_p(w++, OMAP_TAG_PARTITION); /* u16 tag */ 1241 stw_p(w++, 28); /* u16 len */ 1242 strcpy((void *) w, partition->name); /* char name[16] */ 1243 l = (void *) (w + 8); 1244 stl_p(l++, partition->size); /* unsigned int size */ 1245 stl_p(l++, partition->offset); /* unsigned int offset */ 1246 stl_p(l++, partition->mask); /* unsigned int mask_flags */ 1247 w = (void *) l; 1248 } 1249 1250 stw_p(w++, OMAP_TAG_BOOT_REASON); /* u16 tag */ 1251 stw_p(w++, 12); /* u16 len */ 1252 #if 0 1253 strcpy((void *) w, "por"); /* char reason_str[12] */ 1254 strcpy((void *) w, "charger"); /* char reason_str[12] */ 1255 strcpy((void *) w, "32wd_to"); /* char reason_str[12] */ 1256 strcpy((void *) w, "sw_rst"); /* char reason_str[12] */ 1257 strcpy((void *) w, "mbus"); /* char reason_str[12] */ 1258 strcpy((void *) w, "unknown"); /* char reason_str[12] */ 1259 strcpy((void *) w, "swdg_to"); /* char reason_str[12] */ 1260 strcpy((void *) w, "sec_vio"); /* char reason_str[12] */ 1261 strcpy((void *) w, "pwr_key"); /* char reason_str[12] */ 1262 strcpy((void *) w, "rtc_alarm"); /* char reason_str[12] */ 1263 #else 1264 strcpy((void *) w, "pwr_key"); /* char reason_str[12] */ 1265 #endif 1266 w += 6; 1267 1268 tag = (model == 810) ? "RX-44" : "RX-34"; 1269 stw_p(w++, OMAP_TAG_VERSION_STR); /* u16 tag */ 1270 stw_p(w++, 24); /* u16 len */ 1271 strcpy((void *) w, "product"); /* char component[12] */ 1272 w += 6; 1273 strcpy((void *) w, tag); /* char version[12] */ 1274 w += 6; 1275 1276 stw_p(w++, OMAP_TAG_VERSION_STR); /* u16 tag */ 1277 stw_p(w++, 24); /* u16 len */ 1278 strcpy((void *) w, "hw-build"); /* char component[12] */ 1279 w += 6; 1280 strcpy((void *) w, "QEMU "); 1281 pstrcat((void *) w, 12, qemu_hw_version()); /* char version[12] */ 1282 w += 6; 1283 1284 tag = (model == 810) ? "1.1.10-qemu" : "1.1.6-qemu"; 1285 stw_p(w++, OMAP_TAG_VERSION_STR); /* u16 tag */ 1286 stw_p(w++, 24); /* u16 len */ 1287 strcpy((void *) w, "nolo"); /* char component[12] */ 1288 w += 6; 1289 strcpy((void *) w, tag); /* char version[12] */ 1290 w += 6; 1291 1292 return (void *) w - p; 1293 } 1294 1295 static int n800_atag_setup(const struct arm_boot_info *info, void *p) 1296 { 1297 return n8x0_atag_setup(p, 800); 1298 } 1299 1300 static int n810_atag_setup(const struct arm_boot_info *info, void *p) 1301 { 1302 return n8x0_atag_setup(p, 810); 1303 } 1304 1305 static void n8x0_init(MachineState *machine, 1306 struct arm_boot_info *binfo, int model) 1307 { 1308 MemoryRegion *sysmem = get_system_memory(); 1309 struct n800_s *s = (struct n800_s *) g_malloc0(sizeof(*s)); 1310 int sdram_size = binfo->ram_size; 1311 1312 s->mpu = omap2420_mpu_init(sysmem, sdram_size, machine->cpu_type); 1313 1314 /* Setup peripherals 1315 * 1316 * Believed external peripherals layout in the N810: 1317 * (spi bus 1) 1318 * tsc2005 1319 * lcd_mipid 1320 * (spi bus 2) 1321 * Conexant cx3110x (WLAN) 1322 * optional: pc2400m (WiMAX) 1323 * (i2c bus 0) 1324 * TLV320AIC33 (audio codec) 1325 * TCM825x (camera by Toshiba) 1326 * lp5521 (clever LEDs) 1327 * tsl2563 (light sensor, hwmon, model 7, rev. 0) 1328 * lm8323 (keypad, manf 00, rev 04) 1329 * (i2c bus 1) 1330 * tmp105 (temperature sensor, hwmon) 1331 * menelaus (pm) 1332 * (somewhere on i2c - maybe N800-only) 1333 * tea5761 (FM tuner) 1334 * (serial 0) 1335 * GPS 1336 * (some serial port) 1337 * csr41814 (Bluetooth) 1338 */ 1339 n8x0_gpio_setup(s); 1340 n8x0_nand_setup(s); 1341 n8x0_i2c_setup(s); 1342 if (model == 800) { 1343 n800_tsc_kbd_setup(s); 1344 } else if (model == 810) { 1345 n810_tsc_setup(s); 1346 n810_kbd_setup(s); 1347 } 1348 n8x0_spi_setup(s); 1349 n8x0_dss_setup(s); 1350 n8x0_cbus_setup(s); 1351 n8x0_uart_setup(s); 1352 if (machine_usb(machine)) { 1353 n8x0_usb_setup(s); 1354 } 1355 1356 if (machine->kernel_filename) { 1357 /* Or at the linux loader. */ 1358 binfo->kernel_filename = machine->kernel_filename; 1359 binfo->kernel_cmdline = machine->kernel_cmdline; 1360 binfo->initrd_filename = machine->initrd_filename; 1361 arm_load_kernel(s->mpu->cpu, binfo); 1362 1363 qemu_register_reset(n8x0_boot_init, s); 1364 } 1365 1366 if (option_rom[0].name && 1367 (machine->boot_order[0] == 'n' || !machine->kernel_filename)) { 1368 uint8_t *nolo_tags = g_new(uint8_t, 0x10000); 1369 /* No, wait, better start at the ROM. */ 1370 s->mpu->cpu->env.regs[15] = OMAP2_Q2_BASE + 0x400000; 1371 1372 /* This is intended for loading the `secondary.bin' program from 1373 * Nokia images (the NOLO bootloader). The entry point seems 1374 * to be at OMAP2_Q2_BASE + 0x400000. 1375 * 1376 * The `2nd.bin' files contain some kind of earlier boot code and 1377 * for them the entry point needs to be set to OMAP2_SRAM_BASE. 1378 * 1379 * The code above is for loading the `zImage' file from Nokia 1380 * images. */ 1381 load_image_targphys(option_rom[0].name, 1382 OMAP2_Q2_BASE + 0x400000, 1383 sdram_size - 0x400000); 1384 1385 n800_setup_nolo_tags(nolo_tags); 1386 cpu_physical_memory_write(OMAP2_SRAM_BASE, nolo_tags, 0x10000); 1387 g_free(nolo_tags); 1388 } 1389 } 1390 1391 static struct arm_boot_info n800_binfo = { 1392 .loader_start = OMAP2_Q2_BASE, 1393 /* Actually two chips of 0x4000000 bytes each */ 1394 .ram_size = 0x08000000, 1395 .board_id = 0x4f7, 1396 .atag_board = n800_atag_setup, 1397 }; 1398 1399 static struct arm_boot_info n810_binfo = { 1400 .loader_start = OMAP2_Q2_BASE, 1401 /* Actually two chips of 0x4000000 bytes each */ 1402 .ram_size = 0x08000000, 1403 /* 0x60c and 0x6bf (WiMAX Edition) have been assigned but are not 1404 * used by some older versions of the bootloader and 5555 is used 1405 * instead (including versions that shipped with many devices). */ 1406 .board_id = 0x60c, 1407 .atag_board = n810_atag_setup, 1408 }; 1409 1410 static void n800_init(MachineState *machine) 1411 { 1412 n8x0_init(machine, &n800_binfo, 800); 1413 } 1414 1415 static void n810_init(MachineState *machine) 1416 { 1417 n8x0_init(machine, &n810_binfo, 810); 1418 } 1419 1420 static void n800_class_init(ObjectClass *oc, void *data) 1421 { 1422 MachineClass *mc = MACHINE_CLASS(oc); 1423 1424 mc->desc = "Nokia N800 tablet aka. RX-34 (OMAP2420)"; 1425 mc->init = n800_init; 1426 mc->default_boot_order = ""; 1427 mc->ignore_memory_transaction_failures = true; 1428 mc->default_cpu_type = ARM_CPU_TYPE_NAME("arm1136-r2"); 1429 } 1430 1431 static const TypeInfo n800_type = { 1432 .name = MACHINE_TYPE_NAME("n800"), 1433 .parent = TYPE_MACHINE, 1434 .class_init = n800_class_init, 1435 }; 1436 1437 static void n810_class_init(ObjectClass *oc, void *data) 1438 { 1439 MachineClass *mc = MACHINE_CLASS(oc); 1440 1441 mc->desc = "Nokia N810 tablet aka. RX-44 (OMAP2420)"; 1442 mc->init = n810_init; 1443 mc->default_boot_order = ""; 1444 mc->ignore_memory_transaction_failures = true; 1445 mc->default_cpu_type = ARM_CPU_TYPE_NAME("arm1136-r2"); 1446 } 1447 1448 static const TypeInfo n810_type = { 1449 .name = MACHINE_TYPE_NAME("n810"), 1450 .parent = TYPE_MACHINE, 1451 .class_init = n810_class_init, 1452 }; 1453 1454 static void nseries_machine_init(void) 1455 { 1456 type_register_static(&n800_type); 1457 type_register_static(&n810_type); 1458 } 1459 1460 type_init(nseries_machine_init) 1461