1 /* 2 * SmartFusion2 SoC emulation. 3 * 4 * Copyright (c) 2017-2020 Subbaraya Sundeep <sundeep.lkml@gmail.com> 5 * 6 * Permission is hereby granted, free of charge, to any person obtaining a copy 7 * of this software and associated documentation files (the "Software"), to deal 8 * in the Software without restriction, including without limitation the rights 9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 10 * copies of the Software, and to permit persons to whom the Software is 11 * furnished to do so, subject to the following conditions: 12 * 13 * The above copyright notice and this permission notice shall be included in 14 * all copies or substantial portions of the Software. 15 * 16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 22 * THE SOFTWARE. 23 */ 24 25 #include "qemu/osdep.h" 26 #include "qemu/units.h" 27 #include "qapi/error.h" 28 #include "exec/address-spaces.h" 29 #include "hw/char/serial.h" 30 #include "hw/irq.h" 31 #include "hw/arm/msf2-soc.h" 32 #include "hw/misc/unimp.h" 33 #include "sysemu/runstate.h" 34 #include "sysemu/sysemu.h" 35 36 #define MSF2_TIMER_BASE 0x40004000 37 #define MSF2_SYSREG_BASE 0x40038000 38 #define MSF2_EMAC_BASE 0x40041000 39 40 #define ENVM_BASE_ADDRESS 0x60000000 41 42 #define SRAM_BASE_ADDRESS 0x20000000 43 44 #define MSF2_EMAC_IRQ 12 45 46 #define MSF2_ENVM_MAX_SIZE (512 * KiB) 47 48 /* 49 * eSRAM max size is 80k without SECDED(Single error correction and 50 * dual error detection) feature and 64k with SECDED. 51 * We do not support SECDED now. 52 */ 53 #define MSF2_ESRAM_MAX_SIZE (80 * KiB) 54 55 static const uint32_t spi_addr[MSF2_NUM_SPIS] = { 0x40001000 , 0x40011000 }; 56 static const uint32_t uart_addr[MSF2_NUM_UARTS] = { 0x40000000 , 0x40010000 }; 57 58 static const int spi_irq[MSF2_NUM_SPIS] = { 2, 3 }; 59 static const int uart_irq[MSF2_NUM_UARTS] = { 10, 11 }; 60 static const int timer_irq[MSF2_NUM_TIMERS] = { 14, 15 }; 61 62 static void do_sys_reset(void *opaque, int n, int level) 63 { 64 if (level) { 65 qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET); 66 } 67 } 68 69 static void m2sxxx_soc_initfn(Object *obj) 70 { 71 MSF2State *s = MSF2_SOC(obj); 72 int i; 73 74 object_initialize_child(obj, "armv7m", &s->armv7m, TYPE_ARMV7M); 75 76 object_initialize_child(obj, "sysreg", &s->sysreg, TYPE_MSF2_SYSREG); 77 78 object_initialize_child(obj, "timer", &s->timer, TYPE_MSS_TIMER); 79 80 for (i = 0; i < MSF2_NUM_SPIS; i++) { 81 object_initialize_child(obj, "spi[*]", &s->spi[i], TYPE_MSS_SPI); 82 } 83 84 object_initialize_child(obj, "emac", &s->emac, TYPE_MSS_EMAC); 85 if (nd_table[0].used) { 86 qemu_check_nic_model(&nd_table[0], TYPE_MSS_EMAC); 87 qdev_set_nic_properties(DEVICE(&s->emac), &nd_table[0]); 88 } 89 } 90 91 static void m2sxxx_soc_realize(DeviceState *dev_soc, Error **errp) 92 { 93 MSF2State *s = MSF2_SOC(dev_soc); 94 DeviceState *dev, *armv7m; 95 SysBusDevice *busdev; 96 int i; 97 98 MemoryRegion *system_memory = get_system_memory(); 99 MemoryRegion *nvm = g_new(MemoryRegion, 1); 100 MemoryRegion *nvm_alias = g_new(MemoryRegion, 1); 101 MemoryRegion *sram = g_new(MemoryRegion, 1); 102 103 memory_region_init_rom(nvm, OBJECT(dev_soc), "MSF2.eNVM", s->envm_size, 104 &error_fatal); 105 /* 106 * On power-on, the eNVM region 0x60000000 is automatically 107 * remapped to the Cortex-M3 processor executable region 108 * start address (0x0). We do not support remapping other eNVM, 109 * eSRAM and DDR regions by guest(via Sysreg) currently. 110 */ 111 memory_region_init_alias(nvm_alias, OBJECT(dev_soc), "MSF2.eNVM", nvm, 0, 112 s->envm_size); 113 114 memory_region_add_subregion(system_memory, ENVM_BASE_ADDRESS, nvm); 115 memory_region_add_subregion(system_memory, 0, nvm_alias); 116 117 memory_region_init_ram(sram, NULL, "MSF2.eSRAM", s->esram_size, 118 &error_fatal); 119 memory_region_add_subregion(system_memory, SRAM_BASE_ADDRESS, sram); 120 121 armv7m = DEVICE(&s->armv7m); 122 qdev_prop_set_uint32(armv7m, "num-irq", 81); 123 qdev_prop_set_string(armv7m, "cpu-type", s->cpu_type); 124 qdev_prop_set_bit(armv7m, "enable-bitband", true); 125 object_property_set_link(OBJECT(&s->armv7m), "memory", 126 OBJECT(get_system_memory()), &error_abort); 127 if (!sysbus_realize(SYS_BUS_DEVICE(&s->armv7m), errp)) { 128 return; 129 } 130 131 if (!s->m3clk) { 132 error_setg(errp, "Invalid m3clk value"); 133 error_append_hint(errp, "m3clk can not be zero\n"); 134 return; 135 } 136 137 qdev_connect_gpio_out_named(DEVICE(&s->armv7m.nvic), "SYSRESETREQ", 0, 138 qemu_allocate_irq(&do_sys_reset, NULL, 0)); 139 140 system_clock_scale = NANOSECONDS_PER_SECOND / s->m3clk; 141 142 for (i = 0; i < MSF2_NUM_UARTS; i++) { 143 if (serial_hd(i)) { 144 serial_mm_init(get_system_memory(), uart_addr[i], 2, 145 qdev_get_gpio_in(armv7m, uart_irq[i]), 146 115200, serial_hd(i), DEVICE_NATIVE_ENDIAN); 147 } 148 } 149 150 dev = DEVICE(&s->timer); 151 /* APB0 clock is the timer input clock */ 152 qdev_prop_set_uint32(dev, "clock-frequency", s->m3clk / s->apb0div); 153 if (!sysbus_realize(SYS_BUS_DEVICE(&s->timer), errp)) { 154 return; 155 } 156 busdev = SYS_BUS_DEVICE(dev); 157 sysbus_mmio_map(busdev, 0, MSF2_TIMER_BASE); 158 sysbus_connect_irq(busdev, 0, 159 qdev_get_gpio_in(armv7m, timer_irq[0])); 160 sysbus_connect_irq(busdev, 1, 161 qdev_get_gpio_in(armv7m, timer_irq[1])); 162 163 dev = DEVICE(&s->sysreg); 164 qdev_prop_set_uint32(dev, "apb0divisor", s->apb0div); 165 qdev_prop_set_uint32(dev, "apb1divisor", s->apb1div); 166 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sysreg), errp)) { 167 return; 168 } 169 busdev = SYS_BUS_DEVICE(dev); 170 sysbus_mmio_map(busdev, 0, MSF2_SYSREG_BASE); 171 172 for (i = 0; i < MSF2_NUM_SPIS; i++) { 173 gchar *bus_name; 174 175 if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) { 176 return; 177 } 178 179 sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[i]), 0, spi_addr[i]); 180 sysbus_connect_irq(SYS_BUS_DEVICE(&s->spi[i]), 0, 181 qdev_get_gpio_in(armv7m, spi_irq[i])); 182 183 /* Alias controller SPI bus to the SoC itself */ 184 bus_name = g_strdup_printf("spi%d", i); 185 object_property_add_alias(OBJECT(s), bus_name, 186 OBJECT(&s->spi[i]), "spi"); 187 g_free(bus_name); 188 } 189 190 dev = DEVICE(&s->emac); 191 object_property_set_link(OBJECT(&s->emac), "ahb-bus", 192 OBJECT(get_system_memory()), &error_abort); 193 if (!sysbus_realize(SYS_BUS_DEVICE(&s->emac), errp)) { 194 return; 195 } 196 busdev = SYS_BUS_DEVICE(dev); 197 sysbus_mmio_map(busdev, 0, MSF2_EMAC_BASE); 198 sysbus_connect_irq(busdev, 0, 199 qdev_get_gpio_in(armv7m, MSF2_EMAC_IRQ)); 200 201 /* Below devices are not modelled yet. */ 202 create_unimplemented_device("i2c_0", 0x40002000, 0x1000); 203 create_unimplemented_device("dma", 0x40003000, 0x1000); 204 create_unimplemented_device("watchdog", 0x40005000, 0x1000); 205 create_unimplemented_device("i2c_1", 0x40012000, 0x1000); 206 create_unimplemented_device("gpio", 0x40013000, 0x1000); 207 create_unimplemented_device("hs-dma", 0x40014000, 0x1000); 208 create_unimplemented_device("can", 0x40015000, 0x1000); 209 create_unimplemented_device("rtc", 0x40017000, 0x1000); 210 create_unimplemented_device("apb_config", 0x40020000, 0x10000); 211 create_unimplemented_device("usb", 0x40043000, 0x1000); 212 } 213 214 static Property m2sxxx_soc_properties[] = { 215 /* 216 * part name specifies the type of SmartFusion2 device variant(this 217 * property is for information purpose only. 218 */ 219 DEFINE_PROP_STRING("cpu-type", MSF2State, cpu_type), 220 DEFINE_PROP_STRING("part-name", MSF2State, part_name), 221 DEFINE_PROP_UINT64("eNVM-size", MSF2State, envm_size, MSF2_ENVM_MAX_SIZE), 222 DEFINE_PROP_UINT64("eSRAM-size", MSF2State, esram_size, 223 MSF2_ESRAM_MAX_SIZE), 224 /* Libero GUI shows 100Mhz as default for clocks */ 225 DEFINE_PROP_UINT32("m3clk", MSF2State, m3clk, 100 * 1000000), 226 /* default divisors in Libero GUI */ 227 DEFINE_PROP_UINT8("apb0div", MSF2State, apb0div, 2), 228 DEFINE_PROP_UINT8("apb1div", MSF2State, apb1div, 2), 229 DEFINE_PROP_END_OF_LIST(), 230 }; 231 232 static void m2sxxx_soc_class_init(ObjectClass *klass, void *data) 233 { 234 DeviceClass *dc = DEVICE_CLASS(klass); 235 236 dc->realize = m2sxxx_soc_realize; 237 device_class_set_props(dc, m2sxxx_soc_properties); 238 } 239 240 static const TypeInfo m2sxxx_soc_info = { 241 .name = TYPE_MSF2_SOC, 242 .parent = TYPE_SYS_BUS_DEVICE, 243 .instance_size = sizeof(MSF2State), 244 .instance_init = m2sxxx_soc_initfn, 245 .class_init = m2sxxx_soc_class_init, 246 }; 247 248 static void m2sxxx_soc_types(void) 249 { 250 type_register_static(&m2sxxx_soc_info); 251 } 252 253 type_init(m2sxxx_soc_types) 254