xref: /openbmc/qemu/hw/acpi/trace-events (revision 14f5a7ba)
1# See docs/devel/tracing.rst for syntax documentation.
2
3# memory_hotplug.c
4mhp_acpi_invalid_slot_selected(uint32_t slot) "0x%"PRIx32
5mhp_acpi_ejecting_invalid_slot(uint32_t slot) "0x%"PRIx32
6mhp_acpi_read_addr_lo(uint32_t slot, uint32_t addr) "slot[0x%"PRIx32"] addr lo: 0x%"PRIx32
7mhp_acpi_read_addr_hi(uint32_t slot, uint32_t addr) "slot[0x%"PRIx32"] addr hi: 0x%"PRIx32
8mhp_acpi_read_size_lo(uint32_t slot, uint32_t size) "slot[0x%"PRIx32"] size lo: 0x%"PRIx32
9mhp_acpi_read_size_hi(uint32_t slot, uint32_t size) "slot[0x%"PRIx32"] size hi: 0x%"PRIx32
10mhp_acpi_read_pxm(uint32_t slot, uint32_t pxm) "slot[0x%"PRIx32"] proximity: 0x%"PRIx32
11mhp_acpi_read_flags(uint32_t slot, uint32_t flags) "slot[0x%"PRIx32"] flags: 0x%"PRIx32
12mhp_acpi_write_slot(uint32_t slot) "set active slot: 0x%"PRIx32
13mhp_acpi_write_ost_ev(uint32_t slot, uint32_t ev) "slot[0x%"PRIx32"] OST EVENT: 0x%"PRIx32
14mhp_acpi_write_ost_status(uint32_t slot, uint32_t st) "slot[0x%"PRIx32"] OST STATUS: 0x%"PRIx32
15mhp_acpi_clear_insert_evt(uint32_t slot) "slot[0x%"PRIx32"] clear insert event"
16mhp_acpi_clear_remove_evt(uint32_t slot) "slot[0x%"PRIx32"] clear remove event"
17mhp_acpi_pc_dimm_deleted(uint32_t slot) "slot[0x%"PRIx32"] pc-dimm deleted"
18mhp_acpi_pc_dimm_delete_failed(uint32_t slot) "slot[0x%"PRIx32"] pc-dimm delete failed"
19
20# core.c
21acpi_gpe_en_ioport_readb(uint32_t addr, uint8_t val) "addr: 0x%" PRIx32 " ==> 0x%02" PRIx8
22acpi_gpe_en_ioport_writeb(uint32_t addr, uint8_t val) "addr: 0x%" PRIx32 " <== 0x%02" PRIx8
23acpi_gpe_sts_ioport_readb(uint32_t addr, uint8_t val) "addr: 0x%" PRIx32 " ==> 0x%02" PRIx8
24acpi_gpe_sts_ioport_writeb(uint32_t addr, uint8_t val) "addr: 0x%" PRIx32 " <== 0x%02" PRIx8
25
26# cpu.c
27cpuhp_acpi_invalid_idx_selected(uint32_t idx) "0x%"PRIx32
28cpuhp_acpi_read_flags(uint32_t idx, uint8_t flags) "idx[0x%"PRIx32"] flags: 0x%"PRIx8
29cpuhp_acpi_write_idx(uint32_t idx) "set active cpu idx: 0x%"PRIx32
30cpuhp_acpi_write_cmd(uint32_t idx, uint8_t cmd) "idx[0x%"PRIx32"] cmd: 0x%"PRIx8
31cpuhp_acpi_read_cmd_data(uint32_t idx, uint32_t data) "idx[0x%"PRIx32"] data: 0x%"PRIx32
32cpuhp_acpi_read_cmd_data2(uint32_t idx, uint32_t data) "idx[0x%"PRIx32"] data: 0x%"PRIx32
33cpuhp_acpi_cpu_has_events(uint32_t idx, bool ins, bool rm) "idx[0x%"PRIx32"] inserting: %d, removing: %d"
34cpuhp_acpi_clear_inserting_evt(uint32_t idx) "idx[0x%"PRIx32"]"
35cpuhp_acpi_clear_remove_evt(uint32_t idx) "idx[0x%"PRIx32"]"
36cpuhp_acpi_ejecting_invalid_cpu(uint32_t idx) "0x%"PRIx32
37cpuhp_acpi_ejecting_cpu(uint32_t idx) "0x%"PRIx32
38cpuhp_acpi_fw_remove_invalid_cpu(uint32_t idx) "0x%"PRIx32
39cpuhp_acpi_fw_remove_cpu(uint32_t idx) "0x%"PRIx32
40cpuhp_acpi_write_ost_ev(uint32_t slot, uint32_t ev) "idx[0x%"PRIx32"] OST EVENT: 0x%"PRIx32
41cpuhp_acpi_write_ost_status(uint32_t slot, uint32_t st) "idx[0x%"PRIx32"] OST STATUS: 0x%"PRIx32
42
43# pcihp.c
44acpi_pci_eject_slot(unsigned bsel, unsigned slot) "bsel: %u slot: %u"
45acpi_pci_unplug(int bsel, int slot) "bsel: %d slot: %d"
46acpi_pci_unplug_request(int bsel, int slot) "bsel: %d slot: %d"
47acpi_pci_up_read(uint32_t val) "%" PRIu32
48acpi_pci_down_read(uint32_t val) "%" PRIu32
49acpi_pci_features_read(uint32_t val) "%" PRIu32
50acpi_pci_acpi_index_read(uint32_t val) "%" PRIu32
51acpi_pci_acpi_index_write(unsigned bsel, unsigned slot, uint32_t aidx) "bsel: %u slot: %u aidx: %" PRIu32
52acpi_pci_rmv_read(uint32_t val) "%" PRIu32
53acpi_pci_sel_read(uint32_t val) "%" PRIu32
54acpi_pci_ej_write(uint64_t addr, uint64_t data) "0x%" PRIx64 " <== %" PRIu64
55acpi_pci_sel_write(uint64_t addr, uint64_t data) "0x%" PRIx64 " <== %" PRIu64
56
57# tco.c
58tco_timer_reload(int ticks, int msec) "ticks=%d (%d ms)"
59tco_timer_expired(int timeouts_no, bool strap, bool no_reboot) "timeouts_no=%d no_reboot=%d/%d"
60tco_io_write(uint64_t addr, uint32_t val) "addr=0x%" PRIx64 " val=0x%" PRIx32
61tco_io_read(uint64_t addr, uint32_t val) "addr=0x%" PRIx64 " val=0x%" PRIx32
62
63# erst.c
64acpi_erst_reg_write(uint64_t addr, uint64_t val, unsigned size) "addr: 0x%04" PRIx64 " <== 0x%016" PRIx64 " (size: %u)"
65acpi_erst_reg_read(uint64_t addr, uint64_t val, unsigned size) " addr: 0x%04" PRIx64 " ==> 0x%016" PRIx64 " (size: %u)"
66acpi_erst_mem_write(uint64_t addr, uint64_t val, unsigned size) "addr: 0x%06" PRIx64 " <== 0x%016" PRIx64 " (size: %u)"
67acpi_erst_mem_read(uint64_t addr, uint64_t val, unsigned size) " addr: 0x%06" PRIx64 " ==> 0x%016" PRIx64 " (size: %u)"
68acpi_erst_pci_bar_0(uint64_t addr) "BAR0: 0x%016" PRIx64
69acpi_erst_pci_bar_1(uint64_t addr) "BAR1: 0x%016" PRIx64
70acpi_erst_realizefn_in(void)
71acpi_erst_realizefn_out(unsigned size) "total nvram size %u bytes"
72acpi_erst_reset_in(unsigned record_count) "record_count %u"
73acpi_erst_reset_out(unsigned record_count) "record_count %u"
74acpi_erst_post_load(void *header, unsigned slot_size) "header: 0x%p slot_size %u"
75acpi_erst_class_init_in(void)
76acpi_erst_class_init_out(void)
77
78# nvdimm.c
79acpi_nvdimm_read_fit(uint32_t offset, uint32_t len, const char *dirty) "Read FIT: offset 0x%" PRIx32 " FIT size 0x%" PRIx32 " Dirty %s"
80acpi_nvdimm_label_info(uint32_t label_size, uint32_t mxfer) "label_size 0x%" PRIx32 ", max_xfer 0x%" PRIx32
81acpi_nvdimm_label_overflow(uint32_t offset, uint32_t length) "offset 0x%" PRIx32 " + length 0x%" PRIx32 " is overflow"
82acpi_nvdimm_label_oversize(uint32_t pos, uint64_t size) "position 0x%" PRIx32 " is beyond label data (len = %" PRIu64 ")"
83acpi_nvdimm_label_xfer_exceed(uint32_t length, uint32_t max_xfer) "length (0x%" PRIx32 ") is larger than max_xfer (0x%" PRIx32 ")"
84acpi_nvdimm_read_label(uint32_t offset, uint32_t length) "Read Label Data: offset 0x%" PRIx32 " length 0x%" PRIx32
85acpi_nvdimm_write_label(uint32_t offset, uint32_t length) "Write Label Data: offset 0x%" PRIx32 " length 0x%" PRIx32
86acpi_nvdimm_read_io_port(void) "Alert: we never read _DSM IO Port"
87acpi_nvdimm_dsm_mem_addr(uint64_t dsm_mem_addr) "dsm memory address 0x%" PRIx64
88acpi_nvdimm_dsm_info(uint32_t revision, uint32_t handle, uint32_t function) "Revision 0x%" PRIx32 " Handle 0x%" PRIx32 " Function 0x%" PRIx32
89acpi_nvdimm_invalid_revision(uint32_t revision) "Revision 0x%" PRIx32 " is not supported, expect 0x1"
90