1[ 2 { 3 "EventCode": "0x54", 4 "UMask": "0x1", 5 "BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address", 6 "Counter": "0,1,2,3", 7 "EventName": "TX_MEM.ABORT_CONFLICT", 8 "PublicDescription": "Number of times a TSX line had a cache conflict.", 9 "SampleAfterValue": "2000003", 10 "CounterHTOff": "0,1,2,3,4,5,6,7" 11 }, 12 { 13 "EventCode": "0x54", 14 "UMask": "0x2", 15 "BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.", 16 "Counter": "0,1,2,3", 17 "EventName": "TX_MEM.ABORT_CAPACITY", 18 "SampleAfterValue": "2000003", 19 "CounterHTOff": "0,1,2,3,4,5,6,7" 20 }, 21 { 22 "EventCode": "0x54", 23 "UMask": "0x4", 24 "BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer", 25 "Counter": "0,1,2,3", 26 "EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK", 27 "PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.", 28 "SampleAfterValue": "2000003", 29 "CounterHTOff": "0,1,2,3,4,5,6,7" 30 }, 31 { 32 "EventCode": "0x54", 33 "UMask": "0x8", 34 "BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.", 35 "Counter": "0,1,2,3", 36 "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY", 37 "PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.", 38 "SampleAfterValue": "2000003", 39 "CounterHTOff": "0,1,2,3,4,5,6,7" 40 }, 41 { 42 "EventCode": "0x54", 43 "UMask": "0x10", 44 "BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer", 45 "Counter": "0,1,2,3", 46 "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH", 47 "PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.", 48 "SampleAfterValue": "2000003", 49 "CounterHTOff": "0,1,2,3,4,5,6,7" 50 }, 51 { 52 "EventCode": "0x54", 53 "UMask": "0x20", 54 "BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.", 55 "Counter": "0,1,2,3", 56 "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT", 57 "PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.", 58 "SampleAfterValue": "2000003", 59 "CounterHTOff": "0,1,2,3,4,5,6,7" 60 }, 61 { 62 "EventCode": "0x54", 63 "UMask": "0x40", 64 "BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.", 65 "Counter": "0,1,2,3", 66 "EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL", 67 "PublicDescription": "Number of times we could not allocate Lock Buffer.", 68 "SampleAfterValue": "2000003", 69 "CounterHTOff": "0,1,2,3,4,5,6,7" 70 }, 71 { 72 "EventCode": "0x5d", 73 "UMask": "0x1", 74 "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.", 75 "Counter": "0,1,2,3", 76 "EventName": "TX_EXEC.MISC1", 77 "SampleAfterValue": "2000003", 78 "CounterHTOff": "0,1,2,3,4,5,6,7" 79 }, 80 { 81 "EventCode": "0x5d", 82 "UMask": "0x2", 83 "BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region", 84 "Counter": "0,1,2,3", 85 "EventName": "TX_EXEC.MISC2", 86 "PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.", 87 "SampleAfterValue": "2000003", 88 "CounterHTOff": "0,1,2,3,4,5,6,7" 89 }, 90 { 91 "EventCode": "0x5d", 92 "UMask": "0x4", 93 "BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded", 94 "Counter": "0,1,2,3", 95 "EventName": "TX_EXEC.MISC3", 96 "PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.", 97 "SampleAfterValue": "2000003", 98 "CounterHTOff": "0,1,2,3,4,5,6,7" 99 }, 100 { 101 "EventCode": "0x5d", 102 "UMask": "0x8", 103 "BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.", 104 "Counter": "0,1,2,3", 105 "EventName": "TX_EXEC.MISC4", 106 "PublicDescription": "RTM region detected inside HLE.", 107 "SampleAfterValue": "2000003", 108 "CounterHTOff": "0,1,2,3,4,5,6,7" 109 }, 110 { 111 "EventCode": "0x5d", 112 "UMask": "0x10", 113 "BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region", 114 "Counter": "0,1,2,3", 115 "EventName": "TX_EXEC.MISC5", 116 "PublicDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.", 117 "SampleAfterValue": "2000003", 118 "CounterHTOff": "0,1,2,3,4,5,6,7" 119 }, 120 { 121 "EventCode": "0x60", 122 "UMask": "0x10", 123 "BriefDescription": "Counts number of Offcore outstanding Demand Data Read requests that miss L3 cache in the superQ every cycle.", 124 "Counter": "0,1,2,3", 125 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD", 126 "SampleAfterValue": "2000003", 127 "CounterHTOff": "0,1,2,3,4,5,6,7" 128 }, 129 { 130 "EventCode": "0x60", 131 "UMask": "0x10", 132 "BriefDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.", 133 "Counter": "0,1,2,3", 134 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD", 135 "CounterMask": "1", 136 "SampleAfterValue": "2000003", 137 "CounterHTOff": "0,1,2,3,4,5,6,7" 138 }, 139 { 140 "EventCode": "0x60", 141 "UMask": "0x10", 142 "BriefDescription": "Cycles with at least 6 Demand Data Read requests that miss L3 cache in the superQ.", 143 "Counter": "0,1,2,3", 144 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6", 145 "CounterMask": "6", 146 "SampleAfterValue": "2000003", 147 "CounterHTOff": "0,1,2,3,4,5,6,7" 148 }, 149 { 150 "EventCode": "0xA3", 151 "UMask": "0x2", 152 "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.", 153 "Counter": "0,1,2,3", 154 "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS", 155 "CounterMask": "2", 156 "SampleAfterValue": "2000003", 157 "CounterHTOff": "0,1,2,3,4,5,6,7" 158 }, 159 { 160 "EventCode": "0xA3", 161 "UMask": "0x6", 162 "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.", 163 "Counter": "0,1,2,3", 164 "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS", 165 "CounterMask": "6", 166 "SampleAfterValue": "2000003", 167 "CounterHTOff": "0,1,2,3,4,5,6,7" 168 }, 169 { 170 "EventCode": "0xB0", 171 "UMask": "0x10", 172 "BriefDescription": "Demand Data Read requests who miss L3 cache", 173 "Counter": "0,1,2,3", 174 "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD", 175 "PublicDescription": "Demand Data Read requests who miss L3 cache.", 176 "SampleAfterValue": "100003", 177 "CounterHTOff": "0,1,2,3,4,5,6,7" 178 }, 179 { 180 "EventCode": "0xC3", 181 "UMask": "0x2", 182 "BriefDescription": "Counts the number of machine clears due to memory order conflicts.", 183 "Counter": "0,1,2,3", 184 "EventName": "MACHINE_CLEARS.MEMORY_ORDERING", 185 "Errata": "SKL089", 186 "PublicDescription": "Counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:a. memory disambiguation,b. external snoop, orc. cross SMT-HW-thread snoop (stores) hitting load buffer.", 187 "SampleAfterValue": "100003", 188 "CounterHTOff": "0,1,2,3,4,5,6,7" 189 }, 190 { 191 "EventCode": "0xC8", 192 "UMask": "0x1", 193 "BriefDescription": "Number of times an HLE execution started.", 194 "Counter": "0,1,2,3", 195 "EventName": "HLE_RETIRED.START", 196 "PublicDescription": "Number of times we entered an HLE region. Does not count nested transactions.", 197 "SampleAfterValue": "2000003", 198 "CounterHTOff": "0,1,2,3,4,5,6,7" 199 }, 200 { 201 "EventCode": "0xC8", 202 "UMask": "0x2", 203 "BriefDescription": "Number of times an HLE execution successfully committed", 204 "Counter": "0,1,2,3", 205 "EventName": "HLE_RETIRED.COMMIT", 206 "PublicDescription": "Number of times HLE commit succeeded.", 207 "SampleAfterValue": "2000003", 208 "CounterHTOff": "0,1,2,3,4,5,6,7" 209 }, 210 { 211 "EventCode": "0xC8", 212 "UMask": "0x4", 213 "BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one). ", 214 "PEBS": "1", 215 "Counter": "0,1,2,3", 216 "EventName": "HLE_RETIRED.ABORTED", 217 "PublicDescription": "Number of times HLE abort was triggered. (PEBS)", 218 "SampleAfterValue": "2000003", 219 "CounterHTOff": "0,1,2,3,4,5,6,7" 220 }, 221 { 222 "EventCode": "0xC8", 223 "UMask": "0x8", 224 "BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).", 225 "Counter": "0,1,2,3", 226 "EventName": "HLE_RETIRED.ABORTED_MEM", 227 "SampleAfterValue": "2000003", 228 "CounterHTOff": "0,1,2,3,4,5,6,7" 229 }, 230 { 231 "EventCode": "0xC8", 232 "UMask": "0x10", 233 "BriefDescription": "Number of times an HLE execution aborted due to hardware timer expiration.", 234 "Counter": "0,1,2,3", 235 "EventName": "HLE_RETIRED.ABORTED_TIMER", 236 "SampleAfterValue": "2000003", 237 "CounterHTOff": "0,1,2,3,4,5,6,7" 238 }, 239 { 240 "EventCode": "0xC8", 241 "UMask": "0x20", 242 "BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).", 243 "Counter": "0,1,2,3", 244 "EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY", 245 "SampleAfterValue": "2000003", 246 "CounterHTOff": "0,1,2,3,4,5,6,7" 247 }, 248 { 249 "EventCode": "0xC8", 250 "UMask": "0x40", 251 "BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type", 252 "Counter": "0,1,2,3", 253 "EventName": "HLE_RETIRED.ABORTED_MEMTYPE", 254 "PublicDescription": "Number of times an HLE execution aborted due to incompatible memory type.", 255 "SampleAfterValue": "2000003", 256 "CounterHTOff": "0,1,2,3,4,5,6,7" 257 }, 258 { 259 "EventCode": "0xC8", 260 "UMask": "0x80", 261 "BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).", 262 "Counter": "0,1,2,3", 263 "EventName": "HLE_RETIRED.ABORTED_EVENTS", 264 "SampleAfterValue": "2000003", 265 "CounterHTOff": "0,1,2,3,4,5,6,7" 266 }, 267 { 268 "EventCode": "0xC9", 269 "UMask": "0x1", 270 "BriefDescription": "Number of times an RTM execution started.", 271 "Counter": "0,1,2,3", 272 "EventName": "RTM_RETIRED.START", 273 "PublicDescription": "Number of times we entered an RTM region. Does not count nested transactions.", 274 "SampleAfterValue": "2000003", 275 "CounterHTOff": "0,1,2,3,4,5,6,7" 276 }, 277 { 278 "EventCode": "0xC9", 279 "UMask": "0x2", 280 "BriefDescription": "Number of times an RTM execution successfully committed", 281 "Counter": "0,1,2,3", 282 "EventName": "RTM_RETIRED.COMMIT", 283 "PublicDescription": "Number of times RTM commit succeeded.", 284 "SampleAfterValue": "2000003", 285 "CounterHTOff": "0,1,2,3,4,5,6,7" 286 }, 287 { 288 "EventCode": "0xC9", 289 "UMask": "0x4", 290 "BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one). ", 291 "PEBS": "1", 292 "Counter": "0,1,2,3", 293 "EventName": "RTM_RETIRED.ABORTED", 294 "PublicDescription": "Number of times RTM abort was triggered. (PEBS)", 295 "SampleAfterValue": "2000003", 296 "CounterHTOff": "0,1,2,3,4,5,6,7" 297 }, 298 { 299 "EventCode": "0xC9", 300 "UMask": "0x8", 301 "BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)", 302 "Counter": "0,1,2,3", 303 "EventName": "RTM_RETIRED.ABORTED_MEM", 304 "PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).", 305 "SampleAfterValue": "2000003", 306 "CounterHTOff": "0,1,2,3,4,5,6,7" 307 }, 308 { 309 "EventCode": "0xC9", 310 "UMask": "0x10", 311 "BriefDescription": "Number of times an RTM execution aborted due to uncommon conditions.", 312 "Counter": "0,1,2,3", 313 "EventName": "RTM_RETIRED.ABORTED_TIMER", 314 "SampleAfterValue": "2000003", 315 "CounterHTOff": "0,1,2,3,4,5,6,7" 316 }, 317 { 318 "EventCode": "0xC9", 319 "UMask": "0x20", 320 "BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions", 321 "Counter": "0,1,2,3", 322 "EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY", 323 "PublicDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.", 324 "SampleAfterValue": "2000003", 325 "CounterHTOff": "0,1,2,3,4,5,6,7" 326 }, 327 { 328 "EventCode": "0xC9", 329 "UMask": "0x40", 330 "BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type", 331 "Counter": "0,1,2,3", 332 "EventName": "RTM_RETIRED.ABORTED_MEMTYPE", 333 "PublicDescription": "Number of times an RTM execution aborted due to incompatible memory type.", 334 "SampleAfterValue": "2000003", 335 "CounterHTOff": "0,1,2,3,4,5,6,7" 336 }, 337 { 338 "EventCode": "0xC9", 339 "UMask": "0x80", 340 "BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)", 341 "Counter": "0,1,2,3", 342 "EventName": "RTM_RETIRED.ABORTED_EVENTS", 343 "PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).", 344 "SampleAfterValue": "2000003", 345 "CounterHTOff": "0,1,2,3,4,5,6,7" 346 }, 347 { 348 "EventCode": "0xCD", 349 "UMask": "0x1", 350 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 4 cycles.", 351 "PEBS": "2", 352 "MSRValue": "0x4", 353 "Counter": "0,1,2,3", 354 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4", 355 "MSRIndex": "0x3F6", 356 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.", 357 "TakenAlone": "1", 358 "SampleAfterValue": "100003", 359 "CounterHTOff": "0,1,2,3" 360 }, 361 { 362 "EventCode": "0xCD", 363 "UMask": "0x1", 364 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 8 cycles.", 365 "PEBS": "2", 366 "MSRValue": "0x8", 367 "Counter": "0,1,2,3", 368 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8", 369 "MSRIndex": "0x3F6", 370 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.", 371 "TakenAlone": "1", 372 "SampleAfterValue": "50021", 373 "CounterHTOff": "0,1,2,3" 374 }, 375 { 376 "EventCode": "0xCD", 377 "UMask": "0x1", 378 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 16 cycles.", 379 "PEBS": "2", 380 "MSRValue": "0x10", 381 "Counter": "0,1,2,3", 382 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16", 383 "MSRIndex": "0x3F6", 384 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency.", 385 "TakenAlone": "1", 386 "SampleAfterValue": "20011", 387 "CounterHTOff": "0,1,2,3" 388 }, 389 { 390 "EventCode": "0xCD", 391 "UMask": "0x1", 392 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 32 cycles.", 393 "PEBS": "2", 394 "MSRValue": "0x20", 395 "Counter": "0,1,2,3", 396 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32", 397 "MSRIndex": "0x3F6", 398 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.", 399 "TakenAlone": "1", 400 "SampleAfterValue": "100007", 401 "CounterHTOff": "0,1,2,3" 402 }, 403 { 404 "EventCode": "0xCD", 405 "UMask": "0x1", 406 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 64 cycles.", 407 "PEBS": "2", 408 "MSRValue": "0x40", 409 "Counter": "0,1,2,3", 410 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64", 411 "MSRIndex": "0x3F6", 412 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.", 413 "TakenAlone": "1", 414 "SampleAfterValue": "2003", 415 "CounterHTOff": "0,1,2,3" 416 }, 417 { 418 "EventCode": "0xCD", 419 "UMask": "0x1", 420 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 128 cycles.", 421 "PEBS": "2", 422 "MSRValue": "0x80", 423 "Counter": "0,1,2,3", 424 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128", 425 "MSRIndex": "0x3F6", 426 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.", 427 "TakenAlone": "1", 428 "SampleAfterValue": "1009", 429 "CounterHTOff": "0,1,2,3" 430 }, 431 { 432 "EventCode": "0xCD", 433 "UMask": "0x1", 434 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 256 cycles.", 435 "PEBS": "2", 436 "MSRValue": "0x100", 437 "Counter": "0,1,2,3", 438 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256", 439 "MSRIndex": "0x3F6", 440 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.", 441 "TakenAlone": "1", 442 "SampleAfterValue": "503", 443 "CounterHTOff": "0,1,2,3" 444 }, 445 { 446 "EventCode": "0xCD", 447 "UMask": "0x1", 448 "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 512 cycles.", 449 "PEBS": "2", 450 "MSRValue": "0x200", 451 "Counter": "0,1,2,3", 452 "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512", 453 "MSRIndex": "0x3F6", 454 "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency.", 455 "TakenAlone": "1", 456 "SampleAfterValue": "101", 457 "CounterHTOff": "0,1,2,3" 458 }, 459 { 460 "Offcore": "1", 461 "EventCode": "0xB7, 0xBB", 462 "UMask": "0x1", 463 "BriefDescription": "Counts demand data reads that miss in the L3.", 464 "MSRValue": "0x3fbc000001 ", 465 "Counter": "0,1,2,3", 466 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP", 467 "MSRIndex": "0x1a6,0x1a7", 468 "PublicDescription": "Counts demand data reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 469 "SampleAfterValue": "100003", 470 "CounterHTOff": "0,1,2,3" 471 }, 472 { 473 "Offcore": "1", 474 "EventCode": "0xB7, 0xBB", 475 "UMask": "0x1", 476 "BriefDescription": "Counts demand data reads that miss the L3 and clean or shared data is transferred from remote cache.", 477 "MSRValue": "0x083fc00001 ", 478 "Counter": "0,1,2,3", 479 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", 480 "MSRIndex": "0x1a6,0x1a7", 481 "PublicDescription": "Counts demand data reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 482 "SampleAfterValue": "100003", 483 "CounterHTOff": "0,1,2,3" 484 }, 485 { 486 "Offcore": "1", 487 "EventCode": "0xB7, 0xBB", 488 "UMask": "0x1", 489 "BriefDescription": "Counts demand data reads that miss the L3 and the modified data is transferred from remote cache.", 490 "MSRValue": "0x103fc00001 ", 491 "Counter": "0,1,2,3", 492 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HITM", 493 "MSRIndex": "0x1a6,0x1a7", 494 "PublicDescription": "Counts demand data reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 495 "SampleAfterValue": "100003", 496 "CounterHTOff": "0,1,2,3" 497 }, 498 { 499 "Offcore": "1", 500 "EventCode": "0xB7, 0xBB", 501 "UMask": "0x1", 502 "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local or remote dram.", 503 "MSRValue": "0x063fc00001 ", 504 "Counter": "0,1,2,3", 505 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 506 "MSRIndex": "0x1a6,0x1a7", 507 "PublicDescription": "Counts demand data reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 508 "SampleAfterValue": "100003", 509 "CounterHTOff": "0,1,2,3" 510 }, 511 { 512 "Offcore": "1", 513 "EventCode": "0xB7, 0xBB", 514 "UMask": "0x1", 515 "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from remote dram.", 516 "MSRValue": "0x063b800001 ", 517 "Counter": "0,1,2,3", 518 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 519 "MSRIndex": "0x1a6,0x1a7", 520 "PublicDescription": "Counts demand data reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 521 "SampleAfterValue": "100003", 522 "CounterHTOff": "0,1,2,3" 523 }, 524 { 525 "Offcore": "1", 526 "EventCode": "0xB7, 0xBB", 527 "UMask": "0x1", 528 "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram.", 529 "MSRValue": "0x0604000001 ", 530 "Counter": "0,1,2,3", 531 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 532 "MSRIndex": "0x1a6,0x1a7", 533 "PublicDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 534 "SampleAfterValue": "100003", 535 "CounterHTOff": "0,1,2,3" 536 }, 537 { 538 "Offcore": "1", 539 "EventCode": "0xB7, 0xBB", 540 "UMask": "0x1", 541 "BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3.", 542 "MSRValue": "0x3fbc000002 ", 543 "Counter": "0,1,2,3", 544 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_SNOOP", 545 "MSRIndex": "0x1a6,0x1a7", 546 "PublicDescription": "Counts all demand data writes (RFOs) that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 547 "SampleAfterValue": "100003", 548 "CounterHTOff": "0,1,2,3" 549 }, 550 { 551 "Offcore": "1", 552 "EventCode": "0xB7, 0xBB", 553 "UMask": "0x1", 554 "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and clean or shared data is transferred from remote cache.", 555 "MSRValue": "0x083fc00002 ", 556 "Counter": "0,1,2,3", 557 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HIT_FORWARD", 558 "MSRIndex": "0x1a6,0x1a7", 559 "PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 560 "SampleAfterValue": "100003", 561 "CounterHTOff": "0,1,2,3" 562 }, 563 { 564 "Offcore": "1", 565 "EventCode": "0xB7, 0xBB", 566 "UMask": "0x1", 567 "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache.", 568 "MSRValue": "0x103fc00002 ", 569 "Counter": "0,1,2,3", 570 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HITM", 571 "MSRIndex": "0x1a6,0x1a7", 572 "PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 573 "SampleAfterValue": "100003", 574 "CounterHTOff": "0,1,2,3" 575 }, 576 { 577 "Offcore": "1", 578 "EventCode": "0xB7, 0xBB", 579 "UMask": "0x1", 580 "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local or remote dram.", 581 "MSRValue": "0x063fc00002 ", 582 "Counter": "0,1,2,3", 583 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", 584 "MSRIndex": "0x1a6,0x1a7", 585 "PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 586 "SampleAfterValue": "100003", 587 "CounterHTOff": "0,1,2,3" 588 }, 589 { 590 "Offcore": "1", 591 "EventCode": "0xB7, 0xBB", 592 "UMask": "0x1", 593 "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from remote dram.", 594 "MSRValue": "0x063b800002 ", 595 "Counter": "0,1,2,3", 596 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 597 "MSRIndex": "0x1a6,0x1a7", 598 "PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 599 "SampleAfterValue": "100003", 600 "CounterHTOff": "0,1,2,3" 601 }, 602 { 603 "Offcore": "1", 604 "EventCode": "0xB7, 0xBB", 605 "UMask": "0x1", 606 "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram.", 607 "MSRValue": "0x0604000002 ", 608 "Counter": "0,1,2,3", 609 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 610 "MSRIndex": "0x1a6,0x1a7", 611 "PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 612 "SampleAfterValue": "100003", 613 "CounterHTOff": "0,1,2,3" 614 }, 615 { 616 "Offcore": "1", 617 "EventCode": "0xB7, 0xBB", 618 "UMask": "0x1", 619 "BriefDescription": "Counts all demand code reads that miss in the L3.", 620 "MSRValue": "0x3fbc000004 ", 621 "Counter": "0,1,2,3", 622 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP", 623 "MSRIndex": "0x1a6,0x1a7", 624 "PublicDescription": "Counts all demand code reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 625 "SampleAfterValue": "100003", 626 "CounterHTOff": "0,1,2,3" 627 }, 628 { 629 "Offcore": "1", 630 "EventCode": "0xB7, 0xBB", 631 "UMask": "0x1", 632 "BriefDescription": "Counts all demand code reads that miss the L3 and clean or shared data is transferred from remote cache.", 633 "MSRValue": "0x083fc00004 ", 634 "Counter": "0,1,2,3", 635 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HIT_FORWARD", 636 "MSRIndex": "0x1a6,0x1a7", 637 "PublicDescription": "Counts all demand code reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 638 "SampleAfterValue": "100003", 639 "CounterHTOff": "0,1,2,3" 640 }, 641 { 642 "Offcore": "1", 643 "EventCode": "0xB7, 0xBB", 644 "UMask": "0x1", 645 "BriefDescription": "Counts all demand code reads that miss the L3 and the modified data is transferred from remote cache.", 646 "MSRValue": "0x103fc00004 ", 647 "Counter": "0,1,2,3", 648 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HITM", 649 "MSRIndex": "0x1a6,0x1a7", 650 "PublicDescription": "Counts all demand code reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 651 "SampleAfterValue": "100003", 652 "CounterHTOff": "0,1,2,3" 653 }, 654 { 655 "Offcore": "1", 656 "EventCode": "0xB7, 0xBB", 657 "UMask": "0x1", 658 "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local or remote dram.", 659 "MSRValue": "0x063fc00004 ", 660 "Counter": "0,1,2,3", 661 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 662 "MSRIndex": "0x1a6,0x1a7", 663 "PublicDescription": "Counts all demand code reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 664 "SampleAfterValue": "100003", 665 "CounterHTOff": "0,1,2,3" 666 }, 667 { 668 "Offcore": "1", 669 "EventCode": "0xB7, 0xBB", 670 "UMask": "0x1", 671 "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from remote dram.", 672 "MSRValue": "0x063b800004 ", 673 "Counter": "0,1,2,3", 674 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 675 "MSRIndex": "0x1a6,0x1a7", 676 "PublicDescription": "Counts all demand code reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 677 "SampleAfterValue": "100003", 678 "CounterHTOff": "0,1,2,3" 679 }, 680 { 681 "Offcore": "1", 682 "EventCode": "0xB7, 0xBB", 683 "UMask": "0x1", 684 "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram.", 685 "MSRValue": "0x0604000004 ", 686 "Counter": "0,1,2,3", 687 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 688 "MSRIndex": "0x1a6,0x1a7", 689 "PublicDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 690 "SampleAfterValue": "100003", 691 "CounterHTOff": "0,1,2,3" 692 }, 693 { 694 "Offcore": "1", 695 "EventCode": "0xB7, 0xBB", 696 "UMask": "0x1", 697 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3.", 698 "MSRValue": "0x3fbc000010 ", 699 "Counter": "0,1,2,3", 700 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.ANY_SNOOP", 701 "MSRIndex": "0x1a6,0x1a7", 702 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 703 "SampleAfterValue": "100003", 704 "CounterHTOff": "0,1,2,3" 705 }, 706 { 707 "Offcore": "1", 708 "EventCode": "0xB7, 0xBB", 709 "UMask": "0x1", 710 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and clean or shared data is transferred from remote cache.", 711 "MSRValue": "0x083fc00010 ", 712 "Counter": "0,1,2,3", 713 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", 714 "MSRIndex": "0x1a6,0x1a7", 715 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 716 "SampleAfterValue": "100003", 717 "CounterHTOff": "0,1,2,3" 718 }, 719 { 720 "Offcore": "1", 721 "EventCode": "0xB7, 0xBB", 722 "UMask": "0x1", 723 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the modified data is transferred from remote cache.", 724 "MSRValue": "0x103fc00010 ", 725 "Counter": "0,1,2,3", 726 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HITM", 727 "MSRIndex": "0x1a6,0x1a7", 728 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 729 "SampleAfterValue": "100003", 730 "CounterHTOff": "0,1,2,3" 731 }, 732 { 733 "Offcore": "1", 734 "EventCode": "0xB7, 0xBB", 735 "UMask": "0x1", 736 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local or remote dram.", 737 "MSRValue": "0x063fc00010 ", 738 "Counter": "0,1,2,3", 739 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 740 "MSRIndex": "0x1a6,0x1a7", 741 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 742 "SampleAfterValue": "100003", 743 "CounterHTOff": "0,1,2,3" 744 }, 745 { 746 "Offcore": "1", 747 "EventCode": "0xB7, 0xBB", 748 "UMask": "0x1", 749 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from remote dram.", 750 "MSRValue": "0x063b800010 ", 751 "Counter": "0,1,2,3", 752 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 753 "MSRIndex": "0x1a6,0x1a7", 754 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 755 "SampleAfterValue": "100003", 756 "CounterHTOff": "0,1,2,3" 757 }, 758 { 759 "Offcore": "1", 760 "EventCode": "0xB7, 0xBB", 761 "UMask": "0x1", 762 "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local dram.", 763 "MSRValue": "0x0604000010 ", 764 "Counter": "0,1,2,3", 765 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 766 "MSRIndex": "0x1a6,0x1a7", 767 "PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 768 "SampleAfterValue": "100003", 769 "CounterHTOff": "0,1,2,3" 770 }, 771 { 772 "Offcore": "1", 773 "EventCode": "0xB7, 0xBB", 774 "UMask": "0x1", 775 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3.", 776 "MSRValue": "0x3fbc000020 ", 777 "Counter": "0,1,2,3", 778 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.ANY_SNOOP", 779 "MSRIndex": "0x1a6,0x1a7", 780 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 781 "SampleAfterValue": "100003", 782 "CounterHTOff": "0,1,2,3" 783 }, 784 { 785 "Offcore": "1", 786 "EventCode": "0xB7, 0xBB", 787 "UMask": "0x1", 788 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and clean or shared data is transferred from remote cache.", 789 "MSRValue": "0x083fc00020 ", 790 "Counter": "0,1,2,3", 791 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HIT_FORWARD", 792 "MSRIndex": "0x1a6,0x1a7", 793 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 794 "SampleAfterValue": "100003", 795 "CounterHTOff": "0,1,2,3" 796 }, 797 { 798 "Offcore": "1", 799 "EventCode": "0xB7, 0xBB", 800 "UMask": "0x1", 801 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the modified data is transferred from remote cache.", 802 "MSRValue": "0x103fc00020 ", 803 "Counter": "0,1,2,3", 804 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HITM", 805 "MSRIndex": "0x1a6,0x1a7", 806 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 807 "SampleAfterValue": "100003", 808 "CounterHTOff": "0,1,2,3" 809 }, 810 { 811 "Offcore": "1", 812 "EventCode": "0xB7, 0xBB", 813 "UMask": "0x1", 814 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local or remote dram.", 815 "MSRValue": "0x063fc00020 ", 816 "Counter": "0,1,2,3", 817 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", 818 "MSRIndex": "0x1a6,0x1a7", 819 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 820 "SampleAfterValue": "100003", 821 "CounterHTOff": "0,1,2,3" 822 }, 823 { 824 "Offcore": "1", 825 "EventCode": "0xB7, 0xBB", 826 "UMask": "0x1", 827 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from remote dram.", 828 "MSRValue": "0x063b800020 ", 829 "Counter": "0,1,2,3", 830 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 831 "MSRIndex": "0x1a6,0x1a7", 832 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 833 "SampleAfterValue": "100003", 834 "CounterHTOff": "0,1,2,3" 835 }, 836 { 837 "Offcore": "1", 838 "EventCode": "0xB7, 0xBB", 839 "UMask": "0x1", 840 "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local dram.", 841 "MSRValue": "0x0604000020 ", 842 "Counter": "0,1,2,3", 843 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 844 "MSRIndex": "0x1a6,0x1a7", 845 "PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 846 "SampleAfterValue": "100003", 847 "CounterHTOff": "0,1,2,3" 848 }, 849 { 850 "Offcore": "1", 851 "EventCode": "0xB7, 0xBB", 852 "UMask": "0x1", 853 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3.", 854 "MSRValue": "0x3fbc000080 ", 855 "Counter": "0,1,2,3", 856 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP", 857 "MSRIndex": "0x1a6,0x1a7", 858 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 859 "SampleAfterValue": "100003", 860 "CounterHTOff": "0,1,2,3" 861 }, 862 { 863 "Offcore": "1", 864 "EventCode": "0xB7, 0xBB", 865 "UMask": "0x1", 866 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and clean or shared data is transferred from remote cache.", 867 "MSRValue": "0x083fc00080 ", 868 "Counter": "0,1,2,3", 869 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", 870 "MSRIndex": "0x1a6,0x1a7", 871 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 872 "SampleAfterValue": "100003", 873 "CounterHTOff": "0,1,2,3" 874 }, 875 { 876 "Offcore": "1", 877 "EventCode": "0xB7, 0xBB", 878 "UMask": "0x1", 879 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the modified data is transferred from remote cache.", 880 "MSRValue": "0x103fc00080 ", 881 "Counter": "0,1,2,3", 882 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HITM", 883 "MSRIndex": "0x1a6,0x1a7", 884 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 885 "SampleAfterValue": "100003", 886 "CounterHTOff": "0,1,2,3" 887 }, 888 { 889 "Offcore": "1", 890 "EventCode": "0xB7, 0xBB", 891 "UMask": "0x1", 892 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local or remote dram.", 893 "MSRValue": "0x063fc00080 ", 894 "Counter": "0,1,2,3", 895 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 896 "MSRIndex": "0x1a6,0x1a7", 897 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 898 "SampleAfterValue": "100003", 899 "CounterHTOff": "0,1,2,3" 900 }, 901 { 902 "Offcore": "1", 903 "EventCode": "0xB7, 0xBB", 904 "UMask": "0x1", 905 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from remote dram.", 906 "MSRValue": "0x063b800080 ", 907 "Counter": "0,1,2,3", 908 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 909 "MSRIndex": "0x1a6,0x1a7", 910 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 911 "SampleAfterValue": "100003", 912 "CounterHTOff": "0,1,2,3" 913 }, 914 { 915 "Offcore": "1", 916 "EventCode": "0xB7, 0xBB", 917 "UMask": "0x1", 918 "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local dram.", 919 "MSRValue": "0x0604000080 ", 920 "Counter": "0,1,2,3", 921 "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 922 "MSRIndex": "0x1a6,0x1a7", 923 "PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 924 "SampleAfterValue": "100003", 925 "CounterHTOff": "0,1,2,3" 926 }, 927 { 928 "Offcore": "1", 929 "EventCode": "0xB7, 0xBB", 930 "UMask": "0x1", 931 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3.", 932 "MSRValue": "0x3fbc000100 ", 933 "Counter": "0,1,2,3", 934 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_SNOOP", 935 "MSRIndex": "0x1a6,0x1a7", 936 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 937 "SampleAfterValue": "100003", 938 "CounterHTOff": "0,1,2,3" 939 }, 940 { 941 "Offcore": "1", 942 "EventCode": "0xB7, 0xBB", 943 "UMask": "0x1", 944 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and clean or shared data is transferred from remote cache.", 945 "MSRValue": "0x083fc00100 ", 946 "Counter": "0,1,2,3", 947 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HIT_FORWARD", 948 "MSRIndex": "0x1a6,0x1a7", 949 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 950 "SampleAfterValue": "100003", 951 "CounterHTOff": "0,1,2,3" 952 }, 953 { 954 "Offcore": "1", 955 "EventCode": "0xB7, 0xBB", 956 "UMask": "0x1", 957 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the modified data is transferred from remote cache.", 958 "MSRValue": "0x103fc00100 ", 959 "Counter": "0,1,2,3", 960 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HITM", 961 "MSRIndex": "0x1a6,0x1a7", 962 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 963 "SampleAfterValue": "100003", 964 "CounterHTOff": "0,1,2,3" 965 }, 966 { 967 "Offcore": "1", 968 "EventCode": "0xB7, 0xBB", 969 "UMask": "0x1", 970 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local or remote dram.", 971 "MSRValue": "0x063fc00100 ", 972 "Counter": "0,1,2,3", 973 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", 974 "MSRIndex": "0x1a6,0x1a7", 975 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 976 "SampleAfterValue": "100003", 977 "CounterHTOff": "0,1,2,3" 978 }, 979 { 980 "Offcore": "1", 981 "EventCode": "0xB7, 0xBB", 982 "UMask": "0x1", 983 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from remote dram.", 984 "MSRValue": "0x063b800100 ", 985 "Counter": "0,1,2,3", 986 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 987 "MSRIndex": "0x1a6,0x1a7", 988 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 989 "SampleAfterValue": "100003", 990 "CounterHTOff": "0,1,2,3" 991 }, 992 { 993 "Offcore": "1", 994 "EventCode": "0xB7, 0xBB", 995 "UMask": "0x1", 996 "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local dram.", 997 "MSRValue": "0x0604000100 ", 998 "Counter": "0,1,2,3", 999 "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1000 "MSRIndex": "0x1a6,0x1a7", 1001 "PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1002 "SampleAfterValue": "100003", 1003 "CounterHTOff": "0,1,2,3" 1004 }, 1005 { 1006 "Offcore": "1", 1007 "EventCode": "0xB7, 0xBB", 1008 "UMask": "0x1", 1009 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss in the L3.", 1010 "MSRValue": "0x3fbc000400 ", 1011 "Counter": "0,1,2,3", 1012 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.ANY_SNOOP", 1013 "MSRIndex": "0x1a6,0x1a7", 1014 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1015 "SampleAfterValue": "100003", 1016 "CounterHTOff": "0,1,2,3" 1017 }, 1018 { 1019 "Offcore": "1", 1020 "EventCode": "0xB7, 0xBB", 1021 "UMask": "0x1", 1022 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and clean or shared data is transferred from remote cache.", 1023 "MSRValue": "0x083fc00400 ", 1024 "Counter": "0,1,2,3", 1025 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HIT_FORWARD", 1026 "MSRIndex": "0x1a6,0x1a7", 1027 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1028 "SampleAfterValue": "100003", 1029 "CounterHTOff": "0,1,2,3" 1030 }, 1031 { 1032 "Offcore": "1", 1033 "EventCode": "0xB7, 0xBB", 1034 "UMask": "0x1", 1035 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the modified data is transferred from remote cache.", 1036 "MSRValue": "0x103fc00400 ", 1037 "Counter": "0,1,2,3", 1038 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HITM", 1039 "MSRIndex": "0x1a6,0x1a7", 1040 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1041 "SampleAfterValue": "100003", 1042 "CounterHTOff": "0,1,2,3" 1043 }, 1044 { 1045 "Offcore": "1", 1046 "EventCode": "0xB7, 0xBB", 1047 "UMask": "0x1", 1048 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local or remote dram.", 1049 "MSRValue": "0x063fc00400 ", 1050 "Counter": "0,1,2,3", 1051 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1052 "MSRIndex": "0x1a6,0x1a7", 1053 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1054 "SampleAfterValue": "100003", 1055 "CounterHTOff": "0,1,2,3" 1056 }, 1057 { 1058 "Offcore": "1", 1059 "EventCode": "0xB7, 0xBB", 1060 "UMask": "0x1", 1061 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from remote dram.", 1062 "MSRValue": "0x063b800400 ", 1063 "Counter": "0,1,2,3", 1064 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1065 "MSRIndex": "0x1a6,0x1a7", 1066 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1067 "SampleAfterValue": "100003", 1068 "CounterHTOff": "0,1,2,3" 1069 }, 1070 { 1071 "Offcore": "1", 1072 "EventCode": "0xB7, 0xBB", 1073 "UMask": "0x1", 1074 "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local dram.", 1075 "MSRValue": "0x0604000400 ", 1076 "Counter": "0,1,2,3", 1077 "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1078 "MSRIndex": "0x1a6,0x1a7", 1079 "PublicDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1080 "SampleAfterValue": "100003", 1081 "CounterHTOff": "0,1,2,3" 1082 }, 1083 { 1084 "Offcore": "1", 1085 "EventCode": "0xB7, 0xBB", 1086 "UMask": "0x1", 1087 "BriefDescription": "Counts any other requests that miss in the L3.", 1088 "MSRValue": "0x3fbc008000 ", 1089 "Counter": "0,1,2,3", 1090 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.ANY_SNOOP", 1091 "MSRIndex": "0x1a6,0x1a7", 1092 "PublicDescription": "Counts any other requests that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1093 "SampleAfterValue": "100003", 1094 "CounterHTOff": "0,1,2,3" 1095 }, 1096 { 1097 "Offcore": "1", 1098 "EventCode": "0xB7, 0xBB", 1099 "UMask": "0x1", 1100 "BriefDescription": "Counts any other requests that miss the L3 and clean or shared data is transferred from remote cache.", 1101 "MSRValue": "0x083fc08000 ", 1102 "Counter": "0,1,2,3", 1103 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.REMOTE_HIT_FORWARD", 1104 "MSRIndex": "0x1a6,0x1a7", 1105 "PublicDescription": "Counts any other requests that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1106 "SampleAfterValue": "100003", 1107 "CounterHTOff": "0,1,2,3" 1108 }, 1109 { 1110 "Offcore": "1", 1111 "EventCode": "0xB7, 0xBB", 1112 "UMask": "0x1", 1113 "BriefDescription": "Counts any other requests that miss the L3 and the modified data is transferred from remote cache.", 1114 "MSRValue": "0x103fc08000 ", 1115 "Counter": "0,1,2,3", 1116 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.REMOTE_HITM", 1117 "MSRIndex": "0x1a6,0x1a7", 1118 "PublicDescription": "Counts any other requests that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1119 "SampleAfterValue": "100003", 1120 "CounterHTOff": "0,1,2,3" 1121 }, 1122 { 1123 "Offcore": "1", 1124 "EventCode": "0xB7, 0xBB", 1125 "UMask": "0x1", 1126 "BriefDescription": "Counts any other requests that miss the L3 and the data is returned from local or remote dram.", 1127 "MSRValue": "0x063fc08000 ", 1128 "Counter": "0,1,2,3", 1129 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1130 "MSRIndex": "0x1a6,0x1a7", 1131 "PublicDescription": "Counts any other requests that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1132 "SampleAfterValue": "100003", 1133 "CounterHTOff": "0,1,2,3" 1134 }, 1135 { 1136 "Offcore": "1", 1137 "EventCode": "0xB7, 0xBB", 1138 "UMask": "0x1", 1139 "BriefDescription": "Counts any other requests that miss the L3 and the data is returned from remote dram.", 1140 "MSRValue": "0x063b808000 ", 1141 "Counter": "0,1,2,3", 1142 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1143 "MSRIndex": "0x1a6,0x1a7", 1144 "PublicDescription": "Counts any other requests that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1145 "SampleAfterValue": "100003", 1146 "CounterHTOff": "0,1,2,3" 1147 }, 1148 { 1149 "Offcore": "1", 1150 "EventCode": "0xB7, 0xBB", 1151 "UMask": "0x1", 1152 "BriefDescription": "Counts any other requests that miss the L3 and the data is returned from local dram.", 1153 "MSRValue": "0x0604008000 ", 1154 "Counter": "0,1,2,3", 1155 "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1156 "MSRIndex": "0x1a6,0x1a7", 1157 "PublicDescription": "Counts any other requests that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1158 "SampleAfterValue": "100003", 1159 "CounterHTOff": "0,1,2,3" 1160 }, 1161 { 1162 "Offcore": "1", 1163 "EventCode": "0xB7, 0xBB", 1164 "UMask": "0x1", 1165 "BriefDescription": "Counts all prefetch data reads that miss in the L3.", 1166 "MSRValue": "0x3fbc000490 ", 1167 "Counter": "0,1,2,3", 1168 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.ANY_SNOOP", 1169 "MSRIndex": "0x1a6,0x1a7", 1170 "PublicDescription": "Counts all prefetch data reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1171 "SampleAfterValue": "100003", 1172 "CounterHTOff": "0,1,2,3" 1173 }, 1174 { 1175 "Offcore": "1", 1176 "EventCode": "0xB7, 0xBB", 1177 "UMask": "0x1", 1178 "BriefDescription": "Counts all prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.", 1179 "MSRValue": "0x083fc00490 ", 1180 "Counter": "0,1,2,3", 1181 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", 1182 "MSRIndex": "0x1a6,0x1a7", 1183 "PublicDescription": "Counts all prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1184 "SampleAfterValue": "100003", 1185 "CounterHTOff": "0,1,2,3" 1186 }, 1187 { 1188 "Offcore": "1", 1189 "EventCode": "0xB7, 0xBB", 1190 "UMask": "0x1", 1191 "BriefDescription": "Counts all prefetch data reads that miss the L3 and the modified data is transferred from remote cache.", 1192 "MSRValue": "0x103fc00490 ", 1193 "Counter": "0,1,2,3", 1194 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HITM", 1195 "MSRIndex": "0x1a6,0x1a7", 1196 "PublicDescription": "Counts all prefetch data reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1197 "SampleAfterValue": "100003", 1198 "CounterHTOff": "0,1,2,3" 1199 }, 1200 { 1201 "Offcore": "1", 1202 "EventCode": "0xB7, 0xBB", 1203 "UMask": "0x1", 1204 "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local or remote dram.", 1205 "MSRValue": "0x063fc00490 ", 1206 "Counter": "0,1,2,3", 1207 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1208 "MSRIndex": "0x1a6,0x1a7", 1209 "PublicDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1210 "SampleAfterValue": "100003", 1211 "CounterHTOff": "0,1,2,3" 1212 }, 1213 { 1214 "Offcore": "1", 1215 "EventCode": "0xB7, 0xBB", 1216 "UMask": "0x1", 1217 "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from remote dram.", 1218 "MSRValue": "0x063b800490 ", 1219 "Counter": "0,1,2,3", 1220 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1221 "MSRIndex": "0x1a6,0x1a7", 1222 "PublicDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1223 "SampleAfterValue": "100003", 1224 "CounterHTOff": "0,1,2,3" 1225 }, 1226 { 1227 "Offcore": "1", 1228 "EventCode": "0xB7, 0xBB", 1229 "UMask": "0x1", 1230 "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local dram.", 1231 "MSRValue": "0x0604000490 ", 1232 "Counter": "0,1,2,3", 1233 "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1234 "MSRIndex": "0x1a6,0x1a7", 1235 "PublicDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1236 "SampleAfterValue": "100003", 1237 "CounterHTOff": "0,1,2,3" 1238 }, 1239 { 1240 "Offcore": "1", 1241 "EventCode": "0xB7, 0xBB", 1242 "UMask": "0x1", 1243 "BriefDescription": "Counts prefetch RFOs that miss in the L3.", 1244 "MSRValue": "0x3fbc000120 ", 1245 "Counter": "0,1,2,3", 1246 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.ANY_SNOOP", 1247 "MSRIndex": "0x1a6,0x1a7", 1248 "PublicDescription": "Counts prefetch RFOs that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1249 "SampleAfterValue": "100003", 1250 "CounterHTOff": "0,1,2,3" 1251 }, 1252 { 1253 "Offcore": "1", 1254 "EventCode": "0xB7, 0xBB", 1255 "UMask": "0x1", 1256 "BriefDescription": "Counts prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.", 1257 "MSRValue": "0x083fc00120 ", 1258 "Counter": "0,1,2,3", 1259 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HIT_FORWARD", 1260 "MSRIndex": "0x1a6,0x1a7", 1261 "PublicDescription": "Counts prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1262 "SampleAfterValue": "100003", 1263 "CounterHTOff": "0,1,2,3" 1264 }, 1265 { 1266 "Offcore": "1", 1267 "EventCode": "0xB7, 0xBB", 1268 "UMask": "0x1", 1269 "BriefDescription": "Counts prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.", 1270 "MSRValue": "0x103fc00120 ", 1271 "Counter": "0,1,2,3", 1272 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HITM", 1273 "MSRIndex": "0x1a6,0x1a7", 1274 "PublicDescription": "Counts prefetch RFOs that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1275 "SampleAfterValue": "100003", 1276 "CounterHTOff": "0,1,2,3" 1277 }, 1278 { 1279 "Offcore": "1", 1280 "EventCode": "0xB7, 0xBB", 1281 "UMask": "0x1", 1282 "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local or remote dram.", 1283 "MSRValue": "0x063fc00120 ", 1284 "Counter": "0,1,2,3", 1285 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1286 "MSRIndex": "0x1a6,0x1a7", 1287 "PublicDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1288 "SampleAfterValue": "100003", 1289 "CounterHTOff": "0,1,2,3" 1290 }, 1291 { 1292 "Offcore": "1", 1293 "EventCode": "0xB7, 0xBB", 1294 "UMask": "0x1", 1295 "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from remote dram.", 1296 "MSRValue": "0x063b800120 ", 1297 "Counter": "0,1,2,3", 1298 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1299 "MSRIndex": "0x1a6,0x1a7", 1300 "PublicDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1301 "SampleAfterValue": "100003", 1302 "CounterHTOff": "0,1,2,3" 1303 }, 1304 { 1305 "Offcore": "1", 1306 "EventCode": "0xB7, 0xBB", 1307 "UMask": "0x1", 1308 "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local dram.", 1309 "MSRValue": "0x0604000120 ", 1310 "Counter": "0,1,2,3", 1311 "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1312 "MSRIndex": "0x1a6,0x1a7", 1313 "PublicDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1314 "SampleAfterValue": "100003", 1315 "CounterHTOff": "0,1,2,3" 1316 }, 1317 { 1318 "Offcore": "1", 1319 "EventCode": "0xB7, 0xBB", 1320 "UMask": "0x1", 1321 "BriefDescription": "Counts all demand & prefetch data reads that miss in the L3.", 1322 "MSRValue": "0x3fbc000491 ", 1323 "Counter": "0,1,2,3", 1324 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.ANY_SNOOP", 1325 "MSRIndex": "0x1a6,0x1a7", 1326 "PublicDescription": "Counts all demand & prefetch data reads that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1327 "SampleAfterValue": "100003", 1328 "CounterHTOff": "0,1,2,3" 1329 }, 1330 { 1331 "Offcore": "1", 1332 "EventCode": "0xB7, 0xBB", 1333 "UMask": "0x1", 1334 "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.", 1335 "MSRValue": "0x083fc00491 ", 1336 "Counter": "0,1,2,3", 1337 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", 1338 "MSRIndex": "0x1a6,0x1a7", 1339 "PublicDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1340 "SampleAfterValue": "100003", 1341 "CounterHTOff": "0,1,2,3" 1342 }, 1343 { 1344 "Offcore": "1", 1345 "EventCode": "0xB7, 0xBB", 1346 "UMask": "0x1", 1347 "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache.", 1348 "MSRValue": "0x103fc00491 ", 1349 "Counter": "0,1,2,3", 1350 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HITM", 1351 "MSRIndex": "0x1a6,0x1a7", 1352 "PublicDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1353 "SampleAfterValue": "100003", 1354 "CounterHTOff": "0,1,2,3" 1355 }, 1356 { 1357 "Offcore": "1", 1358 "EventCode": "0xB7, 0xBB", 1359 "UMask": "0x1", 1360 "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local or remote dram.", 1361 "MSRValue": "0x063fc00491 ", 1362 "Counter": "0,1,2,3", 1363 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1364 "MSRIndex": "0x1a6,0x1a7", 1365 "PublicDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1366 "SampleAfterValue": "100003", 1367 "CounterHTOff": "0,1,2,3" 1368 }, 1369 { 1370 "Offcore": "1", 1371 "EventCode": "0xB7, 0xBB", 1372 "UMask": "0x1", 1373 "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram.", 1374 "MSRValue": "0x063b800491 ", 1375 "Counter": "0,1,2,3", 1376 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1377 "MSRIndex": "0x1a6,0x1a7", 1378 "PublicDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1379 "SampleAfterValue": "100003", 1380 "CounterHTOff": "0,1,2,3" 1381 }, 1382 { 1383 "Offcore": "1", 1384 "EventCode": "0xB7, 0xBB", 1385 "UMask": "0x1", 1386 "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram.", 1387 "MSRValue": "0x0604000491 ", 1388 "Counter": "0,1,2,3", 1389 "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1390 "MSRIndex": "0x1a6,0x1a7", 1391 "PublicDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1392 "SampleAfterValue": "100003", 1393 "CounterHTOff": "0,1,2,3" 1394 }, 1395 { 1396 "Offcore": "1", 1397 "EventCode": "0xB7, 0xBB", 1398 "UMask": "0x1", 1399 "BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3.", 1400 "MSRValue": "0x3fbc000122 ", 1401 "Counter": "0,1,2,3", 1402 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.ANY_SNOOP", 1403 "MSRIndex": "0x1a6,0x1a7", 1404 "PublicDescription": "Counts all demand & prefetch RFOs that miss in the L3. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1405 "SampleAfterValue": "100003", 1406 "CounterHTOff": "0,1,2,3" 1407 }, 1408 { 1409 "Offcore": "1", 1410 "EventCode": "0xB7, 0xBB", 1411 "UMask": "0x1", 1412 "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.", 1413 "MSRValue": "0x083fc00122 ", 1414 "Counter": "0,1,2,3", 1415 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HIT_FORWARD", 1416 "MSRIndex": "0x1a6,0x1a7", 1417 "PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1418 "SampleAfterValue": "100003", 1419 "CounterHTOff": "0,1,2,3" 1420 }, 1421 { 1422 "Offcore": "1", 1423 "EventCode": "0xB7, 0xBB", 1424 "UMask": "0x1", 1425 "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.", 1426 "MSRValue": "0x103fc00122 ", 1427 "Counter": "0,1,2,3", 1428 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HITM", 1429 "MSRIndex": "0x1a6,0x1a7", 1430 "PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 and the modified data is transferred from remote cache. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1431 "SampleAfterValue": "100003", 1432 "CounterHTOff": "0,1,2,3" 1433 }, 1434 { 1435 "Offcore": "1", 1436 "EventCode": "0xB7, 0xBB", 1437 "UMask": "0x1", 1438 "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local or remote dram.", 1439 "MSRValue": "0x063fc00122 ", 1440 "Counter": "0,1,2,3", 1441 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", 1442 "MSRIndex": "0x1a6,0x1a7", 1443 "PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local or remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1444 "SampleAfterValue": "100003", 1445 "CounterHTOff": "0,1,2,3" 1446 }, 1447 { 1448 "Offcore": "1", 1449 "EventCode": "0xB7, 0xBB", 1450 "UMask": "0x1", 1451 "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from remote dram.", 1452 "MSRValue": "0x063b800122 ", 1453 "Counter": "0,1,2,3", 1454 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", 1455 "MSRIndex": "0x1a6,0x1a7", 1456 "PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from remote dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1457 "SampleAfterValue": "100003", 1458 "CounterHTOff": "0,1,2,3" 1459 }, 1460 { 1461 "Offcore": "1", 1462 "EventCode": "0xB7, 0xBB", 1463 "UMask": "0x1", 1464 "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram.", 1465 "MSRValue": "0x0604000122 ", 1466 "Counter": "0,1,2,3", 1467 "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", 1468 "MSRIndex": "0x1a6,0x1a7", 1469 "PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 1470 "SampleAfterValue": "100003", 1471 "CounterHTOff": "0,1,2,3" 1472 } 1473]