1[ 2 { 3 "BriefDescription": "Counts the number of request that were not accepted into the L2Q because the L2Q is FULL.", 4 "Counter": "0,1", 5 "EventCode": "0x31", 6 "EventName": "CORE_REJECT_L2Q.ALL", 7 "PublicDescription": "Counts the number of (demand and L1 prefetchers) core requests rejected by the L2Q due to a full or nearly full w condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to insure fairness between cores, or to delay a core?s dirty eviction when the address conflicts incoming external snoops. (Note that L2 prefetcher requests that are dropped are not counted by this event.)", 8 "SampleAfterValue": "200003" 9 }, 10 { 11 "BriefDescription": "Cycles code-fetch stalled due to an outstanding ICache miss.", 12 "Counter": "0,1", 13 "EventCode": "0x86", 14 "EventName": "FETCH_STALL.ICACHE_FILL_PENDING_CYCLES", 15 "PublicDescription": "Counts cycles that fetch is stalled due to an outstanding ICache miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ICache miss. Note: this event is not the same as the total number of cycles spent retrieving instruction cache lines from the memory hierarchy.\r\nCounts cycles that fetch is stalled due to any reason. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes. This will include cycles due to an ITLB miss, ICache miss and other events.", 16 "SampleAfterValue": "200003", 17 "UMask": "0x4" 18 }, 19 { 20 "BriefDescription": "Counts the number of request from the L2 that were not accepted into the XQ", 21 "Counter": "0,1", 22 "EventCode": "0x30", 23 "EventName": "L2_REJECT_XQ.ALL", 24 "PublicDescription": "This event counts the number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBS (L2 misses) and WOB (L2 write-back victims).", 25 "SampleAfterValue": "200003" 26 }, 27 { 28 "BriefDescription": "L2 cache request misses", 29 "Counter": "0,1", 30 "EventCode": "0x2E", 31 "EventName": "LONGEST_LAT_CACHE.MISS", 32 "PublicDescription": "This event counts the total number of L2 cache references and the number of L2 cache misses respectively.", 33 "SampleAfterValue": "200003", 34 "UMask": "0x41" 35 }, 36 { 37 "BriefDescription": "L2 cache requests from this core", 38 "Counter": "0,1", 39 "EventCode": "0x2E", 40 "EventName": "LONGEST_LAT_CACHE.REFERENCE", 41 "PublicDescription": "This event counts requests originating from the core that references a cache line in the L2 cache.", 42 "SampleAfterValue": "200003", 43 "UMask": "0x4f" 44 }, 45 { 46 "BriefDescription": "All Loads", 47 "Counter": "0,1", 48 "EventCode": "0x04", 49 "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", 50 "PublicDescription": "This event counts the number of load ops retired.", 51 "SampleAfterValue": "200003", 52 "UMask": "0x40" 53 }, 54 { 55 "BriefDescription": "All Stores", 56 "Counter": "0,1", 57 "EventCode": "0x04", 58 "EventName": "MEM_UOPS_RETIRED.ALL_STORES", 59 "PublicDescription": "This event counts the number of store ops retired.", 60 "SampleAfterValue": "200003", 61 "UMask": "0x80" 62 }, 63 { 64 "BriefDescription": "Cross core or cross module hitm", 65 "Counter": "0,1", 66 "EventCode": "0x04", 67 "EventName": "MEM_UOPS_RETIRED.HITM", 68 "PEBS": "1", 69 "PublicDescription": "This event counts the number of load ops retired that got data from the other core or from the other module.", 70 "SampleAfterValue": "200003", 71 "UMask": "0x20" 72 }, 73 { 74 "BriefDescription": "Loads missed L1", 75 "Counter": "0,1", 76 "EventCode": "0x04", 77 "EventName": "MEM_UOPS_RETIRED.L1_MISS_LOADS", 78 "PublicDescription": "This event counts the number of load ops retired that miss in L1 Data cache. Note that prefetch misses will not be counted.", 79 "SampleAfterValue": "200003", 80 "UMask": "0x1" 81 }, 82 { 83 "BriefDescription": "Loads hit L2", 84 "Counter": "0,1", 85 "EventCode": "0x04", 86 "EventName": "MEM_UOPS_RETIRED.L2_HIT_LOADS", 87 "PEBS": "1", 88 "PublicDescription": "This event counts the number of load ops retired that hit in the L2.", 89 "SampleAfterValue": "200003", 90 "UMask": "0x2" 91 }, 92 { 93 "BriefDescription": "Loads missed L2", 94 "Counter": "0,1", 95 "EventCode": "0x04", 96 "EventName": "MEM_UOPS_RETIRED.L2_MISS_LOADS", 97 "PEBS": "1", 98 "PublicDescription": "This event counts the number of load ops retired that miss in the L2.", 99 "SampleAfterValue": "100007", 100 "UMask": "0x4" 101 }, 102 { 103 "BriefDescription": "Loads missed UTLB", 104 "Counter": "0,1", 105 "EventCode": "0x04", 106 "EventName": "MEM_UOPS_RETIRED.UTLB_MISS", 107 "PublicDescription": "This event counts the number of load ops retired that had UTLB miss.", 108 "SampleAfterValue": "200003", 109 "UMask": "0x10" 110 }, 111 { 112 "BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction", 113 "Counter": "0,1", 114 "EventCode": "0xB7", 115 "EventName": "OFFCORE_RESPONSE", 116 "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 117 "SampleAfterValue": "100007", 118 "UMask": "0x1" 119 }, 120 { 121 "BriefDescription": "Counts any code reads (demand & prefetch) that have any response type.", 122 "Counter": "0,1", 123 "EventCode": "0xB7", 124 "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.ANY_RESPONSE", 125 "MSRIndex": "0x1a6,0x1a7", 126 "MSRValue": "0x0000010044", 127 "Offcore": "1", 128 "SampleAfterValue": "100007", 129 "UMask": "0x1" 130 }, 131 { 132 "BriefDescription": "Counts any code reads (demand & prefetch) that miss L2.", 133 "Counter": "0,1", 134 "EventCode": "0xB7", 135 "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.L2_MISS.ANY", 136 "MSRIndex": "0x1a6,0x1a7", 137 "MSRValue": "0x1680000044", 138 "Offcore": "1", 139 "SampleAfterValue": "100007", 140 "UMask": "0x1" 141 }, 142 { 143 "BriefDescription": "Counts any code reads (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache.", 144 "Counter": "0,1", 145 "EventCode": "0xB7", 146 "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.L2_MISS.HITM_OTHER_CORE", 147 "MSRIndex": "0x1a6,0x1a7", 148 "MSRValue": "0x1000000044", 149 "Offcore": "1", 150 "SampleAfterValue": "100007", 151 "UMask": "0x1" 152 }, 153 { 154 "BriefDescription": "Counts any code reads (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 155 "Counter": "0,1", 156 "EventCode": "0xB7", 157 "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 158 "MSRIndex": "0x1a6,0x1a7", 159 "MSRValue": "0x0400000044", 160 "Offcore": "1", 161 "SampleAfterValue": "100007", 162 "UMask": "0x1" 163 }, 164 { 165 "BriefDescription": "Counts any code reads (demand & prefetch) that miss L2 with a snoop miss response.", 166 "Counter": "0,1", 167 "EventCode": "0xB7", 168 "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.L2_MISS.SNOOP_MISS", 169 "MSRIndex": "0x1a6,0x1a7", 170 "MSRValue": "0x0200000044", 171 "Offcore": "1", 172 "SampleAfterValue": "100007", 173 "UMask": "0x1" 174 }, 175 { 176 "BriefDescription": "Counts any data read (demand & prefetch) that have any response type.", 177 "Counter": "0,1", 178 "EventCode": "0xB7", 179 "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.ANY_RESPONSE", 180 "MSRIndex": "0x1a6,0x1a7", 181 "MSRValue": "0x0000013091", 182 "Offcore": "1", 183 "SampleAfterValue": "100007", 184 "UMask": "0x1" 185 }, 186 { 187 "BriefDescription": "Counts any data read (demand & prefetch) that miss L2.", 188 "Counter": "0,1", 189 "EventCode": "0xB7", 190 "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.ANY", 191 "MSRIndex": "0x1a6,0x1a7", 192 "MSRValue": "0x1680003091", 193 "Offcore": "1", 194 "SampleAfterValue": "100007", 195 "UMask": "0x1" 196 }, 197 { 198 "BriefDescription": "Counts any data read (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache.", 199 "Counter": "0,1", 200 "EventCode": "0xB7", 201 "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.HITM_OTHER_CORE", 202 "MSRIndex": "0x1a6,0x1a7", 203 "MSRValue": "0x1000003091", 204 "Offcore": "1", 205 "SampleAfterValue": "100007", 206 "UMask": "0x1" 207 }, 208 { 209 "BriefDescription": "Counts any data read (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 210 "Counter": "0,1", 211 "EventCode": "0xB7", 212 "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 213 "MSRIndex": "0x1a6,0x1a7", 214 "MSRValue": "0x0400003091", 215 "Offcore": "1", 216 "SampleAfterValue": "100007", 217 "UMask": "0x1" 218 }, 219 { 220 "BriefDescription": "Counts any data read (demand & prefetch) that miss L2 with a snoop miss response.", 221 "Counter": "0,1", 222 "EventCode": "0xB7", 223 "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.SNOOP_MISS", 224 "MSRIndex": "0x1a6,0x1a7", 225 "MSRValue": "0x0200003091", 226 "Offcore": "1", 227 "SampleAfterValue": "100007", 228 "UMask": "0x1" 229 }, 230 { 231 "BriefDescription": "Counts any request that have any response type.", 232 "Counter": "0,1", 233 "EventCode": "0xB7", 234 "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_RESPONSE", 235 "MSRIndex": "0x1a6,0x1a7", 236 "MSRValue": "0x0000018008", 237 "Offcore": "1", 238 "SampleAfterValue": "100007", 239 "UMask": "0x1" 240 }, 241 { 242 "BriefDescription": "Counts any request that hit in the other module where modified copies were found in other core's L1 cache.", 243 "Counter": "0,1", 244 "EventCode": "0xB7", 245 "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.HITM_OTHER_CORE", 246 "MSRIndex": "0x1a6,0x1a7", 247 "MSRValue": "0x1000008008", 248 "Offcore": "1", 249 "SampleAfterValue": "100007", 250 "UMask": "0x1" 251 }, 252 { 253 "BriefDescription": "Counts any request that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 254 "Counter": "0,1", 255 "EventCode": "0xB7", 256 "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.HIT_OTHER_CORE_NO_FWD", 257 "MSRIndex": "0x1a6,0x1a7", 258 "MSRValue": "0x0400008008", 259 "Offcore": "1", 260 "SampleAfterValue": "100007", 261 "UMask": "0x1" 262 }, 263 { 264 "BriefDescription": "Counts any request that miss L2 with a snoop miss response.", 265 "Counter": "0,1", 266 "EventCode": "0xB7", 267 "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.SNOOP_MISS", 268 "MSRIndex": "0x1a6,0x1a7", 269 "MSRValue": "0x0200008008", 270 "Offcore": "1", 271 "SampleAfterValue": "100007", 272 "UMask": "0x1" 273 }, 274 { 275 "BriefDescription": "Counts any rfo reads (demand & prefetch) that have any response type.", 276 "Counter": "0,1", 277 "EventCode": "0xB7", 278 "EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_RESPONSE", 279 "MSRIndex": "0x1a6,0x1a7", 280 "MSRValue": "0x0000010022", 281 "Offcore": "1", 282 "SampleAfterValue": "100007", 283 "UMask": "0x1" 284 }, 285 { 286 "BriefDescription": "Counts any rfo reads (demand & prefetch) that miss L2.", 287 "Counter": "0,1", 288 "EventCode": "0xB7", 289 "EventName": "OFFCORE_RESPONSE.ANY_RFO.L2_MISS.ANY", 290 "MSRIndex": "0x1a6,0x1a7", 291 "MSRValue": "0x1680000022", 292 "Offcore": "1", 293 "SampleAfterValue": "100007", 294 "UMask": "0x1" 295 }, 296 { 297 "BriefDescription": "Counts any rfo reads (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache.", 298 "Counter": "0,1", 299 "EventCode": "0xB7", 300 "EventName": "OFFCORE_RESPONSE.ANY_RFO.L2_MISS.HITM_OTHER_CORE", 301 "MSRIndex": "0x1a6,0x1a7", 302 "MSRValue": "0x1000000022", 303 "Offcore": "1", 304 "SampleAfterValue": "100007", 305 "UMask": "0x1" 306 }, 307 { 308 "BriefDescription": "Counts any rfo reads (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 309 "Counter": "0,1", 310 "EventCode": "0xB7", 311 "EventName": "OFFCORE_RESPONSE.ANY_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD", 312 "MSRIndex": "0x1a6,0x1a7", 313 "MSRValue": "0x0400000022", 314 "Offcore": "1", 315 "SampleAfterValue": "100007", 316 "UMask": "0x1" 317 }, 318 { 319 "BriefDescription": "Counts any rfo reads (demand & prefetch) that miss L2 with a snoop miss response.", 320 "Counter": "0,1", 321 "EventCode": "0xB7", 322 "EventName": "OFFCORE_RESPONSE.ANY_RFO.L2_MISS.SNOOP_MISS", 323 "MSRIndex": "0x1a6,0x1a7", 324 "MSRValue": "0x0200000022", 325 "Offcore": "1", 326 "SampleAfterValue": "100007", 327 "UMask": "0x1" 328 }, 329 { 330 "BriefDescription": "Counts writeback (modified to exclusive) that miss L2.", 331 "Counter": "0,1", 332 "EventCode": "0xB7", 333 "EventName": "OFFCORE_RESPONSE.COREWB.L2_MISS.ANY", 334 "MSRIndex": "0x1a6,0x1a7", 335 "MSRValue": "0x1680000008", 336 "Offcore": "1", 337 "SampleAfterValue": "100007", 338 "UMask": "0x1" 339 }, 340 { 341 "BriefDescription": "Counts writeback (modified to exclusive) that miss L2 with no details on snoop-related information.", 342 "Counter": "0,1", 343 "EventCode": "0xB7", 344 "EventName": "OFFCORE_RESPONSE.COREWB.L2_MISS.NO_SNOOP_NEEDED", 345 "MSRIndex": "0x1a6,0x1a7", 346 "MSRValue": "0x0080000008", 347 "Offcore": "1", 348 "SampleAfterValue": "100007", 349 "UMask": "0x1" 350 }, 351 { 352 "BriefDescription": "Counts demand and DCU prefetch instruction cacheline that have any response type.", 353 "Counter": "0,1", 354 "EventCode": "0xB7", 355 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.ANY_RESPONSE", 356 "MSRIndex": "0x1a6,0x1a7", 357 "MSRValue": "0x0000010004", 358 "Offcore": "1", 359 "SampleAfterValue": "100007", 360 "UMask": "0x1" 361 }, 362 { 363 "BriefDescription": "Counts demand and DCU prefetch instruction cacheline that miss L2.", 364 "Counter": "0,1", 365 "EventCode": "0xB7", 366 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.ANY", 367 "MSRIndex": "0x1a6,0x1a7", 368 "MSRValue": "0x1680000004", 369 "Offcore": "1", 370 "SampleAfterValue": "100007", 371 "UMask": "0x1" 372 }, 373 { 374 "BriefDescription": "Counts demand and DCU prefetch instruction cacheline that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 375 "Counter": "0,1", 376 "EventCode": "0xB7", 377 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 378 "MSRIndex": "0x1a6,0x1a7", 379 "MSRValue": "0x0400000004", 380 "Offcore": "1", 381 "SampleAfterValue": "100007", 382 "UMask": "0x1" 383 }, 384 { 385 "BriefDescription": "Counts demand and DCU prefetch instruction cacheline that miss L2 with a snoop miss response.", 386 "Counter": "0,1", 387 "EventCode": "0xB7", 388 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.SNOOP_MISS", 389 "MSRIndex": "0x1a6,0x1a7", 390 "MSRValue": "0x0200000004", 391 "Offcore": "1", 392 "SampleAfterValue": "100007", 393 "UMask": "0x1" 394 }, 395 { 396 "BriefDescription": "Counts demand and DCU prefetch instruction cacheline that are are outstanding, per cycle, from the time of the L2 miss to when any response is received.", 397 "Counter": "0,1", 398 "EventCode": "0xB7", 399 "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.OUTSTANDING", 400 "MSRIndex": "0x1a6", 401 "MSRValue": "0x4000000004", 402 "Offcore": "1", 403 "SampleAfterValue": "100007", 404 "UMask": "0x1" 405 }, 406 { 407 "BriefDescription": "Counts demand and DCU prefetch data read that have any response type.", 408 "Counter": "0,1", 409 "EventCode": "0xB7", 410 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_RESPONSE", 411 "MSRIndex": "0x1a6,0x1a7", 412 "MSRValue": "0x0000010001", 413 "Offcore": "1", 414 "SampleAfterValue": "100007", 415 "UMask": "0x1" 416 }, 417 { 418 "BriefDescription": "Counts demand and DCU prefetch data read that miss L2.", 419 "Counter": "0,1", 420 "EventCode": "0xB7", 421 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.ANY", 422 "MSRIndex": "0x1a6,0x1a7", 423 "MSRValue": "0x1680000001", 424 "Offcore": "1", 425 "SampleAfterValue": "100007", 426 "UMask": "0x1" 427 }, 428 { 429 "BriefDescription": "Counts demand and DCU prefetch data read that hit in the other module where modified copies were found in other core's L1 cache.", 430 "Counter": "0,1", 431 "EventCode": "0xB7", 432 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.HITM_OTHER_CORE", 433 "MSRIndex": "0x1a6,0x1a7", 434 "MSRValue": "0x1000000001", 435 "Offcore": "1", 436 "SampleAfterValue": "100007", 437 "UMask": "0x1" 438 }, 439 { 440 "BriefDescription": "Counts demand and DCU prefetch data read that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 441 "Counter": "0,1", 442 "EventCode": "0xB7", 443 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 444 "MSRIndex": "0x1a6,0x1a7", 445 "MSRValue": "0x0400000001", 446 "Offcore": "1", 447 "SampleAfterValue": "100007", 448 "UMask": "0x1" 449 }, 450 { 451 "BriefDescription": "Counts demand and DCU prefetch data read that miss L2 with a snoop miss response.", 452 "Counter": "0,1", 453 "EventCode": "0xB7", 454 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.SNOOP_MISS", 455 "MSRIndex": "0x1a6,0x1a7", 456 "MSRValue": "0x0200000001", 457 "Offcore": "1", 458 "SampleAfterValue": "100007", 459 "UMask": "0x1" 460 }, 461 { 462 "BriefDescription": "Counts demand and DCU prefetch data read that are are outstanding, per cycle, from the time of the L2 miss to when any response is received.", 463 "Counter": "0,1", 464 "EventCode": "0xB7", 465 "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.OUTSTANDING", 466 "MSRIndex": "0x1a6", 467 "MSRValue": "0x4000000001", 468 "Offcore": "1", 469 "SampleAfterValue": "100007", 470 "UMask": "0x1" 471 }, 472 { 473 "BriefDescription": "Counts demand and DCU prefetch RFOs that miss L2.", 474 "Counter": "0,1", 475 "EventCode": "0xB7", 476 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.ANY", 477 "MSRIndex": "0x1a6,0x1a7", 478 "MSRValue": "0x1680000002", 479 "Offcore": "1", 480 "SampleAfterValue": "100007", 481 "UMask": "0x1" 482 }, 483 { 484 "BriefDescription": "Counts demand and DCU prefetch RFOs that hit in the other module where modified copies were found in other core's L1 cache.", 485 "Counter": "0,1", 486 "EventCode": "0xB7", 487 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.HITM_OTHER_CORE", 488 "MSRIndex": "0x1a6,0x1a7", 489 "MSRValue": "0x1000000002", 490 "Offcore": "1", 491 "SampleAfterValue": "100007", 492 "UMask": "0x1" 493 }, 494 { 495 "BriefDescription": "Counts demand and DCU prefetch RFOs that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 496 "Counter": "0,1", 497 "EventCode": "0xB7", 498 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD", 499 "MSRIndex": "0x1a6,0x1a7", 500 "MSRValue": "0x0400000002", 501 "Offcore": "1", 502 "SampleAfterValue": "100007", 503 "UMask": "0x1" 504 }, 505 { 506 "BriefDescription": "Counts demand and DCU prefetch RFOs that miss L2 with a snoop miss response.", 507 "Counter": "0,1", 508 "EventCode": "0xB7", 509 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.SNOOP_MISS", 510 "MSRIndex": "0x1a6,0x1a7", 511 "MSRValue": "0x0200000002", 512 "Offcore": "1", 513 "SampleAfterValue": "100007", 514 "UMask": "0x1" 515 }, 516 { 517 "BriefDescription": "Counts demand and DCU prefetch RFOs that are are outstanding, per cycle, from the time of the L2 miss to when any response is received.", 518 "Counter": "0,1", 519 "EventCode": "0xB7", 520 "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.OUTSTANDING", 521 "MSRIndex": "0x1a6", 522 "MSRValue": "0x4000000002", 523 "Offcore": "1", 524 "SampleAfterValue": "100007", 525 "UMask": "0x1" 526 }, 527 { 528 "BriefDescription": "Counts demand reads of partial cache lines (including UC and WC) that miss L2.", 529 "Counter": "0,1", 530 "EventCode": "0xB7", 531 "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.L2_MISS.ANY", 532 "MSRIndex": "0x1a6,0x1a7", 533 "MSRValue": "0x1680000080", 534 "Offcore": "1", 535 "SampleAfterValue": "100007", 536 "UMask": "0x1" 537 }, 538 { 539 "BriefDescription": "Countsof demand RFO requests to write to partial cache lines that miss L2.", 540 "Counter": "0,1", 541 "EventCode": "0xB7", 542 "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.L2_MISS.ANY", 543 "MSRIndex": "0x1a6,0x1a7", 544 "MSRValue": "0x1680000100", 545 "Offcore": "1", 546 "SampleAfterValue": "100007", 547 "UMask": "0x1" 548 }, 549 { 550 "BriefDescription": "Counts DCU hardware prefetcher data read that have any response type.", 551 "Counter": "0,1", 552 "EventCode": "0xB7", 553 "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.ANY_RESPONSE", 554 "MSRIndex": "0x1a6,0x1a7", 555 "MSRValue": "0x0000012000", 556 "Offcore": "1", 557 "SampleAfterValue": "100007", 558 "UMask": "0x1" 559 }, 560 { 561 "BriefDescription": "Counts DCU hardware prefetcher data read that miss L2.", 562 "Counter": "0,1", 563 "EventCode": "0xB7", 564 "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.ANY", 565 "MSRIndex": "0x1a6,0x1a7", 566 "MSRValue": "0x1680002000", 567 "Offcore": "1", 568 "SampleAfterValue": "100007", 569 "UMask": "0x1" 570 }, 571 { 572 "BriefDescription": "Counts DCU hardware prefetcher data read that hit in the other module where modified copies were found in other core's L1 cache.", 573 "Counter": "0,1", 574 "EventCode": "0xB7", 575 "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.HITM_OTHER_CORE", 576 "MSRIndex": "0x1a6,0x1a7", 577 "MSRValue": "0x1000002000", 578 "Offcore": "1", 579 "SampleAfterValue": "100007", 580 "UMask": "0x1" 581 }, 582 { 583 "BriefDescription": "Counts DCU hardware prefetcher data read that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 584 "Counter": "0,1", 585 "EventCode": "0xB7", 586 "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 587 "MSRIndex": "0x1a6,0x1a7", 588 "MSRValue": "0x0400002000", 589 "Offcore": "1", 590 "SampleAfterValue": "100007", 591 "UMask": "0x1" 592 }, 593 { 594 "BriefDescription": "Counts DCU hardware prefetcher data read that miss L2 with a snoop miss response.", 595 "Counter": "0,1", 596 "EventCode": "0xB7", 597 "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.SNOOP_MISS", 598 "MSRIndex": "0x1a6,0x1a7", 599 "MSRValue": "0x0200002000", 600 "Offcore": "1", 601 "SampleAfterValue": "100007", 602 "UMask": "0x1" 603 }, 604 { 605 "BriefDescription": "Counts code reads generated by L2 prefetchers that miss L2.", 606 "Counter": "0,1", 607 "EventCode": "0xB7", 608 "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L2_MISS.ANY", 609 "MSRIndex": "0x1a6,0x1a7", 610 "MSRValue": "0x1680000040", 611 "Offcore": "1", 612 "SampleAfterValue": "100007", 613 "UMask": "0x1" 614 }, 615 { 616 "BriefDescription": "Counts code reads generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 617 "Counter": "0,1", 618 "EventCode": "0xB7", 619 "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 620 "MSRIndex": "0x1a6,0x1a7", 621 "MSRValue": "0x0400000040", 622 "Offcore": "1", 623 "SampleAfterValue": "100007", 624 "UMask": "0x1" 625 }, 626 { 627 "BriefDescription": "Counts code reads generated by L2 prefetchers that miss L2 with a snoop miss response.", 628 "Counter": "0,1", 629 "EventCode": "0xB7", 630 "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L2_MISS.SNOOP_MISS", 631 "MSRIndex": "0x1a6,0x1a7", 632 "MSRValue": "0x0200000040", 633 "Offcore": "1", 634 "SampleAfterValue": "100007", 635 "UMask": "0x1" 636 }, 637 { 638 "BriefDescription": "Counts data cacheline reads generated by L2 prefetchers that miss L2.", 639 "Counter": "0,1", 640 "EventCode": "0xB7", 641 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.ANY", 642 "MSRIndex": "0x1a6,0x1a7", 643 "MSRValue": "0x1680000010", 644 "Offcore": "1", 645 "SampleAfterValue": "100007", 646 "UMask": "0x1" 647 }, 648 { 649 "BriefDescription": "Counts data cacheline reads generated by L2 prefetchers that hit in the other module where modified copies were found in other core's L1 cache.", 650 "Counter": "0,1", 651 "EventCode": "0xB7", 652 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.HITM_OTHER_CORE", 653 "MSRIndex": "0x1a6,0x1a7", 654 "MSRValue": "0x1000000010", 655 "Offcore": "1", 656 "SampleAfterValue": "100007", 657 "UMask": "0x1" 658 }, 659 { 660 "BriefDescription": "Counts data cacheline reads generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 661 "Counter": "0,1", 662 "EventCode": "0xB7", 663 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD", 664 "MSRIndex": "0x1a6,0x1a7", 665 "MSRValue": "0x0400000010", 666 "Offcore": "1", 667 "SampleAfterValue": "100007", 668 "UMask": "0x1" 669 }, 670 { 671 "BriefDescription": "Counts data cacheline reads generated by L2 prefetchers that miss L2 with a snoop miss response.", 672 "Counter": "0,1", 673 "EventCode": "0xB7", 674 "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.SNOOP_MISS", 675 "MSRIndex": "0x1a6,0x1a7", 676 "MSRValue": "0x0200000010", 677 "Offcore": "1", 678 "SampleAfterValue": "100007", 679 "UMask": "0x1" 680 }, 681 { 682 "BriefDescription": "Counts RFO requests generated by L2 prefetchers that miss L2.", 683 "Counter": "0,1", 684 "EventCode": "0xB7", 685 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.ANY", 686 "MSRIndex": "0x1a6,0x1a7", 687 "MSRValue": "0x1680000020", 688 "Offcore": "1", 689 "SampleAfterValue": "100007", 690 "UMask": "0x1" 691 }, 692 { 693 "BriefDescription": "Counts RFO requests generated by L2 prefetchers that hit in the other module where modified copies were found in other core's L1 cache.", 694 "Counter": "0,1", 695 "EventCode": "0xB7", 696 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.HITM_OTHER_CORE", 697 "MSRIndex": "0x1a6,0x1a7", 698 "MSRValue": "0x1000000020", 699 "Offcore": "1", 700 "SampleAfterValue": "100007", 701 "UMask": "0x1" 702 }, 703 { 704 "BriefDescription": "Counts RFO requests generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.", 705 "Counter": "0,1", 706 "EventCode": "0xB7", 707 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD", 708 "MSRIndex": "0x1a6,0x1a7", 709 "MSRValue": "0x0400000020", 710 "Offcore": "1", 711 "SampleAfterValue": "100007", 712 "UMask": "0x1" 713 }, 714 { 715 "BriefDescription": "Counts RFO requests generated by L2 prefetchers that miss L2 with a snoop miss response.", 716 "Counter": "0,1", 717 "EventCode": "0xB7", 718 "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.SNOOP_MISS", 719 "MSRIndex": "0x1a6,0x1a7", 720 "MSRValue": "0x0200000020", 721 "Offcore": "1", 722 "SampleAfterValue": "100007", 723 "UMask": "0x1" 724 }, 725 { 726 "BriefDescription": "Counts streaming store that miss L2.", 727 "Counter": "0,1", 728 "EventCode": "0xB7", 729 "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L2_MISS.ANY", 730 "MSRIndex": "0x1a6,0x1a7", 731 "MSRValue": "0x1680004800", 732 "Offcore": "1", 733 "SampleAfterValue": "100007", 734 "UMask": "0x1" 735 }, 736 { 737 "BriefDescription": "Any reissued load uops", 738 "Counter": "0,1", 739 "EventCode": "0x03", 740 "EventName": "REHABQ.ANY_LD", 741 "PublicDescription": "This event counts the number of load uops reissued from Rehabq.", 742 "SampleAfterValue": "200003", 743 "UMask": "0x40" 744 }, 745 { 746 "BriefDescription": "Any reissued store uops", 747 "Counter": "0,1", 748 "EventCode": "0x03", 749 "EventName": "REHABQ.ANY_ST", 750 "PublicDescription": "This event counts the number of store uops reissued from Rehabq.", 751 "SampleAfterValue": "200003", 752 "UMask": "0x80" 753 }, 754 { 755 "BriefDescription": "Loads blocked due to store data not ready", 756 "Counter": "0,1", 757 "EventCode": "0x03", 758 "EventName": "REHABQ.LD_BLOCK_STD_NOTREADY", 759 "PublicDescription": "This event counts the cases where a forward was technically possible, but did not occur because the store data was not available at the right time.", 760 "SampleAfterValue": "200003", 761 "UMask": "0x2" 762 }, 763 { 764 "BriefDescription": "Loads blocked due to store forward restriction", 765 "Counter": "0,1", 766 "EventCode": "0x03", 767 "EventName": "REHABQ.LD_BLOCK_ST_FORWARD", 768 "PEBS": "1", 769 "PublicDescription": "This event counts the number of retired loads that were prohibited from receiving forwarded data from the store because of address mismatch.", 770 "SampleAfterValue": "200003", 771 "UMask": "0x1" 772 }, 773 { 774 "BriefDescription": "Load uops that split cache line boundary", 775 "Counter": "0,1", 776 "EventCode": "0x03", 777 "EventName": "REHABQ.LD_SPLITS", 778 "PEBS": "1", 779 "PublicDescription": "This event counts the number of retire loads that experienced cache line boundary splits.", 780 "SampleAfterValue": "200003", 781 "UMask": "0x8" 782 }, 783 { 784 "BriefDescription": "Uops with lock semantics", 785 "Counter": "0,1", 786 "EventCode": "0x03", 787 "EventName": "REHABQ.LOCK", 788 "PublicDescription": "This event counts the number of retired memory operations with lock semantics. These are either implicit locked instructions such as the XCHG instruction or instructions with an explicit LOCK prefix (0xF0).", 789 "SampleAfterValue": "200003", 790 "UMask": "0x10" 791 }, 792 { 793 "BriefDescription": "Store address buffer full", 794 "Counter": "0,1", 795 "EventCode": "0x03", 796 "EventName": "REHABQ.STA_FULL", 797 "PublicDescription": "This event counts the number of retired stores that are delayed because there is not a store address buffer available.", 798 "SampleAfterValue": "200003", 799 "UMask": "0x20" 800 }, 801 { 802 "BriefDescription": "Store uops that split cache line boundary", 803 "Counter": "0,1", 804 "EventCode": "0x03", 805 "EventName": "REHABQ.ST_SPLITS", 806 "PublicDescription": "This event counts the number of retire stores that experienced cache line boundary splits.", 807 "SampleAfterValue": "200003", 808 "UMask": "0x4" 809 } 810]