1[
2    {
3        "BriefDescription": "Page walk for a large page completed for Demand load.",
4        "Counter": "0,1,2,3",
5        "CounterHTOff": "0,1,2,3,4,5,6,7",
6        "EventCode": "0x08",
7        "EventName": "DTLB_LOAD_MISSES.LARGE_PAGE_WALK_COMPLETED",
8        "SampleAfterValue": "100003",
9        "UMask": "0x88"
10    },
11    {
12        "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size.",
13        "Counter": "0,1,2,3",
14        "CounterHTOff": "0,1,2,3,4,5,6,7",
15        "EventCode": "0x08",
16        "EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
17        "PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand loads.",
18        "SampleAfterValue": "100003",
19        "UMask": "0x81"
20    },
21    {
22        "BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
23        "Counter": "0,1,2,3",
24        "CounterHTOff": "0,1,2,3,4,5,6,7",
25        "EventCode": "0x5F",
26        "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
27        "PublicDescription": "Counts load operations that missed 1st level DTLB but hit the 2nd level.",
28        "SampleAfterValue": "100003",
29        "UMask": "0x4"
30    },
31    {
32        "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
33        "Counter": "0,1,2,3",
34        "CounterHTOff": "0,1,2,3,4,5,6,7",
35        "EventCode": "0x08",
36        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
37        "PublicDescription": "Misses in all TLB levels that caused page walk completed of any size by demand loads.",
38        "SampleAfterValue": "100003",
39        "UMask": "0x82"
40    },
41    {
42        "BriefDescription": "Demand load cycles page miss handler (PMH) is busy with this walk.",
43        "Counter": "0,1,2,3",
44        "CounterHTOff": "0,1,2,3,4,5,6,7",
45        "EventCode": "0x08",
46        "EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
47        "PublicDescription": "Cycle PMH is busy with a walk due to demand loads.",
48        "SampleAfterValue": "2000003",
49        "UMask": "0x84"
50    },
51    {
52        "BriefDescription": "Store misses in all DTLB levels that cause page walks",
53        "Counter": "0,1,2,3",
54        "CounterHTOff": "0,1,2,3,4,5,6,7",
55        "EventCode": "0x49",
56        "EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
57        "PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
58        "SampleAfterValue": "100003",
59        "UMask": "0x1"
60    },
61    {
62        "BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
63        "Counter": "0,1,2,3",
64        "CounterHTOff": "0,1,2,3,4,5,6,7",
65        "EventCode": "0x49",
66        "EventName": "DTLB_STORE_MISSES.STLB_HIT",
67        "PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
68        "SampleAfterValue": "100003",
69        "UMask": "0x10"
70    },
71    {
72        "BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
73        "Counter": "0,1,2,3",
74        "CounterHTOff": "0,1,2,3,4,5,6,7",
75        "EventCode": "0x49",
76        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
77        "PublicDescription": "Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G).",
78        "SampleAfterValue": "100003",
79        "UMask": "0x2"
80    },
81    {
82        "BriefDescription": "Cycles when PMH is busy with page walks",
83        "Counter": "0,1,2,3",
84        "CounterHTOff": "0,1,2,3,4,5,6,7",
85        "EventCode": "0x49",
86        "EventName": "DTLB_STORE_MISSES.WALK_DURATION",
87        "PublicDescription": "Cycles PMH is busy with this walk.",
88        "SampleAfterValue": "2000003",
89        "UMask": "0x4"
90    },
91    {
92        "BriefDescription": "Cycle count for an Extended Page table walk.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
93        "Counter": "0,1,2,3",
94        "CounterHTOff": "0,1,2,3,4,5,6,7",
95        "EventCode": "0x4F",
96        "EventName": "EPT.WALK_CYCLES",
97        "SampleAfterValue": "2000003",
98        "UMask": "0x10"
99    },
100    {
101        "BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
102        "Counter": "0,1,2,3",
103        "CounterHTOff": "0,1,2,3,4,5,6,7",
104        "EventCode": "0xAE",
105        "EventName": "ITLB.ITLB_FLUSH",
106        "PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
107        "SampleAfterValue": "100007",
108        "UMask": "0x1"
109    },
110    {
111        "BriefDescription": "Completed page walks in ITLB due to STLB load misses for large pages",
112        "Counter": "0,1,2,3",
113        "CounterHTOff": "0,1,2,3,4,5,6,7",
114        "EventCode": "0x85",
115        "EventName": "ITLB_MISSES.LARGE_PAGE_WALK_COMPLETED",
116        "PublicDescription": "Completed page walks in ITLB due to STLB load misses for large pages.",
117        "SampleAfterValue": "100003",
118        "UMask": "0x80"
119    },
120    {
121        "BriefDescription": "Misses at all ITLB levels that cause page walks",
122        "Counter": "0,1,2,3",
123        "CounterHTOff": "0,1,2,3,4,5,6,7",
124        "EventCode": "0x85",
125        "EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
126        "PublicDescription": "Misses in all ITLB levels that cause page walks.",
127        "SampleAfterValue": "100003",
128        "UMask": "0x1"
129    },
130    {
131        "BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
132        "Counter": "0,1,2,3",
133        "CounterHTOff": "0,1,2,3,4,5,6,7",
134        "EventCode": "0x85",
135        "EventName": "ITLB_MISSES.STLB_HIT",
136        "PublicDescription": "Number of cache load STLB hits. No page walk.",
137        "SampleAfterValue": "100003",
138        "UMask": "0x10"
139    },
140    {
141        "BriefDescription": "Misses in all ITLB levels that cause completed page walks",
142        "Counter": "0,1,2,3",
143        "CounterHTOff": "0,1,2,3,4,5,6,7",
144        "EventCode": "0x85",
145        "EventName": "ITLB_MISSES.WALK_COMPLETED",
146        "PublicDescription": "Misses in all ITLB levels that cause completed page walks.",
147        "SampleAfterValue": "100003",
148        "UMask": "0x2"
149    },
150    {
151        "BriefDescription": "Cycles when PMH is busy with page walks",
152        "Counter": "0,1,2,3",
153        "CounterHTOff": "0,1,2,3,4,5,6,7",
154        "EventCode": "0x85",
155        "EventName": "ITLB_MISSES.WALK_DURATION",
156        "PublicDescription": "Cycle PMH is busy with a walk.",
157        "SampleAfterValue": "2000003",
158        "UMask": "0x4"
159    },
160    {
161        "BriefDescription": "DTLB flush attempts of the thread-specific entries",
162        "Counter": "0,1,2,3",
163        "CounterHTOff": "0,1,2,3,4,5,6,7",
164        "EventCode": "0xBD",
165        "EventName": "TLB_FLUSH.DTLB_THREAD",
166        "PublicDescription": "DTLB flush attempts of the thread-specific entries.",
167        "SampleAfterValue": "100007",
168        "UMask": "0x1"
169    },
170    {
171        "BriefDescription": "STLB flush attempts",
172        "Counter": "0,1,2,3",
173        "CounterHTOff": "0,1,2,3,4,5,6,7",
174        "EventCode": "0xBD",
175        "EventName": "TLB_FLUSH.STLB_ANY",
176        "PublicDescription": "Count number of STLB flush attempts.",
177        "SampleAfterValue": "100007",
178        "UMask": "0x20"
179    }
180]
181