1[ 2 { 3 "BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend", 4 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * CPU_CLK_UNHALTED.THREAD)", 5 "MetricGroup": "TopdownL1", 6 "MetricName": "Frontend_Bound", 7 "PublicDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Machine_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound." 8 }, 9 { 10 "BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU.", 11 "MetricExpr": "IDQ_UOPS_NOT_DELIVERED.CORE / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))", 12 "MetricGroup": "TopdownL1_SMT", 13 "MetricName": "Frontend_Bound_SMT", 14 "PublicDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Machine_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound. SMT version; use when SMT is enabled and measuring per logical CPU." 15 }, 16 { 17 "BriefDescription": "This category represents fraction of slots wasted due to incorrect speculations", 18 "MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4 * CPU_CLK_UNHALTED.THREAD)", 19 "MetricGroup": "TopdownL1", 20 "MetricName": "Bad_Speculation", 21 "PublicDescription": "This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example." 22 }, 23 { 24 "BriefDescription": "This category represents fraction of slots wasted due to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU.", 25 "MetricExpr": "( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * ( INT_MISC.RECOVERY_CYCLES_ANY / 2 ) ) / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))", 26 "MetricGroup": "TopdownL1_SMT", 27 "MetricName": "Bad_Speculation_SMT", 28 "PublicDescription": "This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example. SMT version; use when SMT is enabled and measuring per logical CPU." 29 }, 30 { 31 "BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend", 32 "MetricConstraint": "NO_NMI_WATCHDOG", 33 "MetricExpr": "1 - ( (IDQ_UOPS_NOT_DELIVERED.CORE / (4 * CPU_CLK_UNHALTED.THREAD)) + (( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * INT_MISC.RECOVERY_CYCLES ) / (4 * CPU_CLK_UNHALTED.THREAD)) + (UOPS_RETIRED.RETIRE_SLOTS / (4 * CPU_CLK_UNHALTED.THREAD)) )", 34 "MetricGroup": "TopdownL1", 35 "MetricName": "Backend_Bound", 36 "PublicDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound." 37 }, 38 { 39 "BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. SMT version; use when SMT is enabled and measuring per logical CPU.", 40 "MetricExpr": "1 - ( (IDQ_UOPS_NOT_DELIVERED.CORE / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))) + (( UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * ( INT_MISC.RECOVERY_CYCLES_ANY / 2 ) ) / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))) + (UOPS_RETIRED.RETIRE_SLOTS / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))) )", 41 "MetricGroup": "TopdownL1_SMT", 42 "MetricName": "Backend_Bound_SMT", 43 "PublicDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound. SMT version; use when SMT is enabled and measuring per logical CPU." 44 }, 45 { 46 "BriefDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired", 47 "MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / (4 * CPU_CLK_UNHALTED.THREAD)", 48 "MetricGroup": "TopdownL1", 49 "MetricName": "Retiring", 50 "PublicDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category. Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved. Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance. For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. " 51 }, 52 { 53 "BriefDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. SMT version; use when SMT is enabled and measuring per logical CPU.", 54 "MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / (4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ))", 55 "MetricGroup": "TopdownL1_SMT", 56 "MetricName": "Retiring_SMT", 57 "PublicDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category. Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved. Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance. For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. SMT version; use when SMT is enabled and measuring per logical CPU." 58 }, 59 { 60 "BriefDescription": "Instructions Per Cycle (per Logical Processor)", 61 "MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD", 62 "MetricGroup": "Ret;Summary", 63 "MetricName": "IPC" 64 }, 65 { 66 "BriefDescription": "Uops Per Instruction", 67 "MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / INST_RETIRED.ANY", 68 "MetricGroup": "Pipeline;Ret;Retire", 69 "MetricName": "UPI" 70 }, 71 { 72 "BriefDescription": "Instruction per taken branch", 73 "MetricExpr": "UOPS_RETIRED.RETIRE_SLOTS / BR_INST_RETIRED.NEAR_TAKEN", 74 "MetricGroup": "Branches;Fed;FetchBW", 75 "MetricName": "UpTB" 76 }, 77 { 78 "BriefDescription": "Cycles Per Instruction (per Logical Processor)", 79 "MetricExpr": "1 / (INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD)", 80 "MetricGroup": "Pipeline;Mem", 81 "MetricName": "CPI" 82 }, 83 { 84 "BriefDescription": "Per-Logical Processor actual clocks when the Logical Processor is active.", 85 "MetricExpr": "CPU_CLK_UNHALTED.THREAD", 86 "MetricGroup": "Pipeline", 87 "MetricName": "CLKS" 88 }, 89 { 90 "BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)", 91 "MetricExpr": "4 * CPU_CLK_UNHALTED.THREAD", 92 "MetricGroup": "TmaL1", 93 "MetricName": "SLOTS" 94 }, 95 { 96 "BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)", 97 "MetricExpr": "4 * ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) )", 98 "MetricGroup": "TmaL1_SMT", 99 "MetricName": "SLOTS_SMT" 100 }, 101 { 102 "BriefDescription": "The ratio of Executed- by Issued-Uops", 103 "MetricExpr": "UOPS_EXECUTED.THREAD / UOPS_ISSUED.ANY", 104 "MetricGroup": "Cor;Pipeline", 105 "MetricName": "Execute_per_Issue", 106 "PublicDescription": "The ratio of Executed- by Issued-Uops. Ratio > 1 suggests high rate of uop micro-fusions. Ratio < 1 suggest high rate of \"execute\" at rename stage." 107 }, 108 { 109 "BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)", 110 "MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.THREAD", 111 "MetricGroup": "Ret;SMT;TmaL1", 112 "MetricName": "CoreIPC" 113 }, 114 { 115 "BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)", 116 "MetricExpr": "INST_RETIRED.ANY / ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) )", 117 "MetricGroup": "Ret;SMT;TmaL1_SMT", 118 "MetricName": "CoreIPC_SMT" 119 }, 120 { 121 "BriefDescription": "Floating Point Operations Per Cycle", 122 "MetricExpr": "( 1 * ( FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE ) + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * ( FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE ) + 8 * SIMD_FP_256.PACKED_SINGLE ) / CPU_CLK_UNHALTED.THREAD", 123 "MetricGroup": "Ret;Flops", 124 "MetricName": "FLOPc" 125 }, 126 { 127 "BriefDescription": "Floating Point Operations Per Cycle", 128 "MetricExpr": "( 1 * ( FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE ) + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * ( FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE ) + 8 * SIMD_FP_256.PACKED_SINGLE ) / ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) )", 129 "MetricGroup": "Ret;Flops_SMT", 130 "MetricName": "FLOPc_SMT" 131 }, 132 { 133 "BriefDescription": "Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed)", 134 "MetricExpr": "UOPS_EXECUTED.THREAD / (( cpu@UOPS_EXECUTED.CORE\\,cmask\\=1@ / 2 ) if #SMT_on else UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC)", 135 "MetricGroup": "Backend;Cor;Pipeline;PortsUtil", 136 "MetricName": "ILP" 137 }, 138 { 139 "BriefDescription": "Number of Instructions per non-speculative Branch Misprediction (JEClear)", 140 "MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES", 141 "MetricGroup": "Bad;BadSpec;BrMispredicts", 142 "MetricName": "IpMispredict" 143 }, 144 { 145 "BriefDescription": "Core actual clocks when any Logical Processor is active on the Physical Core", 146 "MetricExpr": "( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) )", 147 "MetricGroup": "SMT", 148 "MetricName": "CORE_CLKS" 149 }, 150 { 151 "BriefDescription": "Instructions per Load (lower number means higher occurrence rate)", 152 "MetricExpr": "INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS", 153 "MetricGroup": "InsType", 154 "MetricName": "IpLoad" 155 }, 156 { 157 "BriefDescription": "Instructions per Store (lower number means higher occurrence rate)", 158 "MetricExpr": "INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES", 159 "MetricGroup": "InsType", 160 "MetricName": "IpStore" 161 }, 162 { 163 "BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)", 164 "MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES", 165 "MetricGroup": "Branches;Fed;InsType", 166 "MetricName": "IpBranch" 167 }, 168 { 169 "BriefDescription": "Instructions per (near) call (lower number means higher occurrence rate)", 170 "MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL", 171 "MetricGroup": "Branches;Fed;PGO", 172 "MetricName": "IpCall" 173 }, 174 { 175 "BriefDescription": "Instruction per taken branch", 176 "MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN", 177 "MetricGroup": "Branches;Fed;FetchBW;Frontend;PGO", 178 "MetricName": "IpTB" 179 }, 180 { 181 "BriefDescription": "Branch instructions per taken branch. ", 182 "MetricExpr": "BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN", 183 "MetricGroup": "Branches;Fed;PGO", 184 "MetricName": "BpTkBranch" 185 }, 186 { 187 "BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)", 188 "MetricExpr": "1 / ( ((FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE) / UOPS_EXECUTED.THREAD) + ((FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE) / UOPS_EXECUTED.THREAD) )", 189 "MetricGroup": "Flops;InsType", 190 "MetricName": "IpArith", 191 "PublicDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate). May undercount due to FMA double counting. Approximated prior to BDW." 192 }, 193 { 194 "BriefDescription": "Total number of retired Instructions, Sample with: INST_RETIRED.PREC_DIST", 195 "MetricExpr": "INST_RETIRED.ANY", 196 "MetricGroup": "Summary;TmaL1", 197 "MetricName": "Instructions" 198 }, 199 { 200 "BriefDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)", 201 "MetricExpr": "IDQ.DSB_UOPS / (( IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS ) )", 202 "MetricGroup": "DSB;Fed;FetchBW", 203 "MetricName": "DSB_Coverage" 204 }, 205 { 206 "BriefDescription": "Actual Average Latency for L1 data-cache miss demand load instructions (in core cycles)", 207 "MetricExpr": "L1D_PEND_MISS.PENDING / ( MEM_LOAD_UOPS_RETIRED.L1_MISS + mem_load_uops_retired.hit_lfb )", 208 "MetricGroup": "Mem;MemoryBound;MemoryLat", 209 "MetricName": "Load_Miss_Real_Latency", 210 "PublicDescription": "Actual Average Latency for L1 data-cache miss demand load instructions (in core cycles). Latency may be overestimated for multi-load instructions - e.g. repeat strings." 211 }, 212 { 213 "BriefDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)", 214 "MetricExpr": "L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES", 215 "MetricGroup": "Mem;MemoryBound;MemoryBW", 216 "MetricName": "MLP" 217 }, 218 { 219 "BriefDescription": "Average data fill bandwidth to the L1 data cache [GB / sec]", 220 "MetricExpr": "64 * L1D.REPLACEMENT / 1000000000 / duration_time", 221 "MetricGroup": "Mem;MemoryBW", 222 "MetricName": "L1D_Cache_Fill_BW" 223 }, 224 { 225 "BriefDescription": "Average data fill bandwidth to the L2 cache [GB / sec]", 226 "MetricExpr": "64 * L2_LINES_IN.ALL / 1000000000 / duration_time", 227 "MetricGroup": "Mem;MemoryBW", 228 "MetricName": "L2_Cache_Fill_BW" 229 }, 230 { 231 "BriefDescription": "Average per-core data fill bandwidth to the L3 cache [GB / sec]", 232 "MetricExpr": "64 * LONGEST_LAT_CACHE.MISS / 1000000000 / duration_time", 233 "MetricGroup": "Mem;MemoryBW", 234 "MetricName": "L3_Cache_Fill_BW" 235 }, 236 { 237 "BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads", 238 "MetricExpr": "1000 * MEM_LOAD_UOPS_RETIRED.L1_MISS / INST_RETIRED.ANY", 239 "MetricGroup": "Mem;CacheMisses", 240 "MetricName": "L1MPKI" 241 }, 242 { 243 "BriefDescription": "L2 cache true misses per kilo instruction for retired demand loads", 244 "MetricExpr": "1000 * MEM_LOAD_UOPS_RETIRED.L2_MISS / INST_RETIRED.ANY", 245 "MetricGroup": "Mem;Backend;CacheMisses", 246 "MetricName": "L2MPKI" 247 }, 248 { 249 "BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads", 250 "MetricExpr": "1000 * MEM_LOAD_UOPS_RETIRED.LLC_MISS / INST_RETIRED.ANY", 251 "MetricGroup": "Mem;CacheMisses", 252 "MetricName": "L3MPKI" 253 }, 254 { 255 "BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses", 256 "MetricConstraint": "NO_NMI_WATCHDOG", 257 "MetricExpr": "( ITLB_MISSES.WALK_DURATION + DTLB_LOAD_MISSES.WALK_DURATION + DTLB_STORE_MISSES.WALK_DURATION ) / CPU_CLK_UNHALTED.THREAD", 258 "MetricGroup": "Mem;MemoryTLB", 259 "MetricName": "Page_Walks_Utilization" 260 }, 261 { 262 "BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses", 263 "MetricExpr": "( ITLB_MISSES.WALK_DURATION + DTLB_LOAD_MISSES.WALK_DURATION + DTLB_STORE_MISSES.WALK_DURATION ) / ( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) )", 264 "MetricGroup": "Mem;MemoryTLB_SMT", 265 "MetricName": "Page_Walks_Utilization_SMT" 266 }, 267 { 268 "BriefDescription": "Average CPU Utilization", 269 "MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / msr@tsc@", 270 "MetricGroup": "HPC;Summary", 271 "MetricName": "CPU_Utilization" 272 }, 273 { 274 "BriefDescription": "Measured Average Frequency for unhalted processors [GHz]", 275 "MetricExpr": "(CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC) * msr@tsc@ / 1000000000 / duration_time", 276 "MetricGroup": "Summary;Power", 277 "MetricName": "Average_Frequency" 278 }, 279 { 280 "BriefDescription": "Giga Floating Point Operations Per Second", 281 "MetricExpr": "( ( 1 * ( FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE ) + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * ( FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE ) + 8 * SIMD_FP_256.PACKED_SINGLE ) / 1000000000 ) / duration_time", 282 "MetricGroup": "Cor;Flops;HPC", 283 "MetricName": "GFLOPs" 284 }, 285 { 286 "BriefDescription": "Average Frequency Utilization relative nominal frequency", 287 "MetricExpr": "CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC", 288 "MetricGroup": "Power", 289 "MetricName": "Turbo_Utilization" 290 }, 291 { 292 "BriefDescription": "Fraction of cycles where both hardware Logical Processors were active", 293 "MetricExpr": "1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / ( CPU_CLK_UNHALTED.REF_XCLK_ANY / 2 ) if #SMT_on else 0", 294 "MetricGroup": "SMT", 295 "MetricName": "SMT_2T_Utilization" 296 }, 297 { 298 "BriefDescription": "Fraction of cycles spent in the Operating System (OS) Kernel mode", 299 "MetricExpr": "CPU_CLK_UNHALTED.THREAD_P:k / CPU_CLK_UNHALTED.THREAD", 300 "MetricGroup": "OS", 301 "MetricName": "Kernel_Utilization" 302 }, 303 { 304 "BriefDescription": "Cycles Per Instruction for the Operating System (OS) Kernel mode", 305 "MetricExpr": "CPU_CLK_UNHALTED.THREAD_P:k / INST_RETIRED.ANY_P:k", 306 "MetricGroup": "OS", 307 "MetricName": "Kernel_CPI" 308 }, 309 { 310 "BriefDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]", 311 "MetricExpr": "64 * ( arb@event\\=0x81\\,umask\\=0x1@ + arb@event\\=0x84\\,umask\\=0x1@ ) / 1000000 / duration_time / 1000", 312 "MetricGroup": "HPC;Mem;MemoryBW;SoC", 313 "MetricName": "DRAM_BW_Use" 314 }, 315 { 316 "BriefDescription": "Average latency of all requests to external memory (in Uncore cycles)", 317 "MetricExpr": "UNC_ARB_TRK_OCCUPANCY.ALL / arb@event\\=0x81\\,umask\\=0x1@", 318 "MetricGroup": "Mem;SoC", 319 "MetricName": "MEM_Request_Latency" 320 }, 321 { 322 "BriefDescription": "Average number of parallel requests to external memory. Accounts for all requests", 323 "MetricExpr": "UNC_ARB_TRK_OCCUPANCY.ALL / arb@event\\=0x81\\,umask\\=0x1@", 324 "MetricGroup": "Mem;SoC", 325 "MetricName": "MEM_Parallel_Requests" 326 }, 327 { 328 "BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]", 329 "MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u", 330 "MetricGroup": "Branches;OS", 331 "MetricName": "IpFarBranch" 332 }, 333 { 334 "BriefDescription": "C3 residency percent per core", 335 "MetricExpr": "(cstate_core@c3\\-residency@ / msr@tsc@) * 100", 336 "MetricGroup": "Power", 337 "MetricName": "C3_Core_Residency" 338 }, 339 { 340 "BriefDescription": "C6 residency percent per core", 341 "MetricExpr": "(cstate_core@c6\\-residency@ / msr@tsc@) * 100", 342 "MetricGroup": "Power", 343 "MetricName": "C6_Core_Residency" 344 }, 345 { 346 "BriefDescription": "C7 residency percent per core", 347 "MetricExpr": "(cstate_core@c7\\-residency@ / msr@tsc@) * 100", 348 "MetricGroup": "Power", 349 "MetricName": "C7_Core_Residency" 350 }, 351 { 352 "BriefDescription": "C2 residency percent per package", 353 "MetricExpr": "(cstate_pkg@c2\\-residency@ / msr@tsc@) * 100", 354 "MetricGroup": "Power", 355 "MetricName": "C2_Pkg_Residency" 356 }, 357 { 358 "BriefDescription": "C3 residency percent per package", 359 "MetricExpr": "(cstate_pkg@c3\\-residency@ / msr@tsc@) * 100", 360 "MetricGroup": "Power", 361 "MetricName": "C3_Pkg_Residency" 362 }, 363 { 364 "BriefDescription": "C6 residency percent per package", 365 "MetricExpr": "(cstate_pkg@c6\\-residency@ / msr@tsc@) * 100", 366 "MetricGroup": "Power", 367 "MetricName": "C6_Pkg_Residency" 368 }, 369 { 370 "BriefDescription": "C7 residency percent per package", 371 "MetricExpr": "(cstate_pkg@c7\\-residency@ / msr@tsc@) * 100", 372 "MetricGroup": "Power", 373 "MetricName": "C7_Pkg_Residency" 374 } 375] 376