1f9900dd0SZhengjun Xing[ 2f9900dd0SZhengjun Xing { 35fa2481cSZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 4f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 5f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 6f9900dd0SZhengjun Xing "EventCode": "0x34", 7f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.IFETCH", 8f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 9f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 105fa2481cSZhengjun Xing "Speculative": "1", 11f9900dd0SZhengjun Xing "UMask": "0x38", 12f9900dd0SZhengjun Xing "Unit": "cpu_atom" 13f9900dd0SZhengjun Xing }, 14f9900dd0SZhengjun Xing { 155fa2481cSZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", 16f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 17f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 18f9900dd0SZhengjun Xing "EventCode": "0x34", 19f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT", 20f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 21f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 225fa2481cSZhengjun Xing "Speculative": "1", 23f9900dd0SZhengjun Xing "UMask": "0x20", 24f9900dd0SZhengjun Xing "Unit": "cpu_atom" 25f9900dd0SZhengjun Xing }, 26f9900dd0SZhengjun Xing { 275fa2481cSZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.", 28f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 29f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 30f9900dd0SZhengjun Xing "EventCode": "0x34", 31f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT", 32f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 33f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 345fa2481cSZhengjun Xing "Speculative": "1", 35f9900dd0SZhengjun Xing "UMask": "0x8", 36f9900dd0SZhengjun Xing "Unit": "cpu_atom" 37f9900dd0SZhengjun Xing }, 38f9900dd0SZhengjun Xing { 395fa2481cSZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.", 40f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 41f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 42f9900dd0SZhengjun Xing "EventCode": "0x34", 43f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT", 44f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 45f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 465fa2481cSZhengjun Xing "Speculative": "1", 47f9900dd0SZhengjun Xing "UMask": "0x10", 48f9900dd0SZhengjun Xing "Unit": "cpu_atom" 49f9900dd0SZhengjun Xing }, 50f9900dd0SZhengjun Xing { 51f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 52f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 53f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 54f9900dd0SZhengjun Xing "EventCode": "0x34", 55f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.LOAD", 56f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 57f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 585fa2481cSZhengjun Xing "Speculative": "1", 59f9900dd0SZhengjun Xing "UMask": "0x7", 60f9900dd0SZhengjun Xing "Unit": "cpu_atom" 61f9900dd0SZhengjun Xing }, 62f9900dd0SZhengjun Xing { 63f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", 64f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 65f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 66f9900dd0SZhengjun Xing "EventCode": "0x34", 67f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT", 68f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 69f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 705fa2481cSZhengjun Xing "Speculative": "1", 71f9900dd0SZhengjun Xing "UMask": "0x4", 72f9900dd0SZhengjun Xing "Unit": "cpu_atom" 73f9900dd0SZhengjun Xing }, 74f9900dd0SZhengjun Xing { 75f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.", 76f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 77f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 78f9900dd0SZhengjun Xing "EventCode": "0x34", 79f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT", 80f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 81f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 825fa2481cSZhengjun Xing "Speculative": "1", 83f9900dd0SZhengjun Xing "UMask": "0x1", 84f9900dd0SZhengjun Xing "Unit": "cpu_atom" 85f9900dd0SZhengjun Xing }, 86f9900dd0SZhengjun Xing { 87f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.", 88f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 89f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 90f9900dd0SZhengjun Xing "EventCode": "0x34", 91f9900dd0SZhengjun Xing "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT", 92f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 93f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 945fa2481cSZhengjun Xing "Speculative": "1", 95f9900dd0SZhengjun Xing "UMask": "0x2", 96f9900dd0SZhengjun Xing "Unit": "cpu_atom" 97f9900dd0SZhengjun Xing }, 98f9900dd0SZhengjun Xing { 995fa2481cSZhengjun Xing "BriefDescription": "Counts the number of load uops retired that hit in DRAM.", 100f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 101f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 102f9900dd0SZhengjun Xing "Data_LA": "1", 103f9900dd0SZhengjun Xing "EventCode": "0xd1", 104f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT", 105f9900dd0SZhengjun Xing "PEBS": "1", 106f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 107f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 108f9900dd0SZhengjun Xing "UMask": "0x80", 109f9900dd0SZhengjun Xing "Unit": "cpu_atom" 110f9900dd0SZhengjun Xing }, 111f9900dd0SZhengjun Xing { 1125fa2481cSZhengjun Xing "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.", 113f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 114f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 115f9900dd0SZhengjun Xing "Data_LA": "1", 116f9900dd0SZhengjun Xing "EventCode": "0xd1", 117f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", 118f9900dd0SZhengjun Xing "PEBS": "1", 119f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 120f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 121f9900dd0SZhengjun Xing "UMask": "0x2", 122f9900dd0SZhengjun Xing "Unit": "cpu_atom" 123f9900dd0SZhengjun Xing }, 124f9900dd0SZhengjun Xing { 1255fa2481cSZhengjun Xing "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.", 126f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 127f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 1285fa2481cSZhengjun Xing "Data_LA": "1", 129f9900dd0SZhengjun Xing "EventCode": "0xd1", 130f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", 131f9900dd0SZhengjun Xing "PEBS": "1", 132f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 133f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 134f9900dd0SZhengjun Xing "UMask": "0x4", 135f9900dd0SZhengjun Xing "Unit": "cpu_atom" 136f9900dd0SZhengjun Xing }, 137f9900dd0SZhengjun Xing { 138f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.", 139f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 140f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 141f9900dd0SZhengjun Xing "EventCode": "0x04", 142f9900dd0SZhengjun Xing "EventName": "MEM_SCHEDULER_BLOCK.ALL", 143f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 144f9900dd0SZhengjun Xing "SampleAfterValue": "20003", 1455fa2481cSZhengjun Xing "Speculative": "1", 146f9900dd0SZhengjun Xing "UMask": "0x7", 147f9900dd0SZhengjun Xing "Unit": "cpu_atom" 148f9900dd0SZhengjun Xing }, 149f9900dd0SZhengjun Xing { 150f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.", 151f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 152f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 153f9900dd0SZhengjun Xing "EventCode": "0x04", 154f9900dd0SZhengjun Xing "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF", 155f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 156f9900dd0SZhengjun Xing "SampleAfterValue": "20003", 1575fa2481cSZhengjun Xing "Speculative": "1", 158f9900dd0SZhengjun Xing "UMask": "0x2", 159f9900dd0SZhengjun Xing "Unit": "cpu_atom" 160f9900dd0SZhengjun Xing }, 161f9900dd0SZhengjun Xing { 162f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.", 163f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 164f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 165f9900dd0SZhengjun Xing "EventCode": "0x04", 166f9900dd0SZhengjun Xing "EventName": "MEM_SCHEDULER_BLOCK.RSV", 167f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 168f9900dd0SZhengjun Xing "SampleAfterValue": "20003", 1695fa2481cSZhengjun Xing "Speculative": "1", 170f9900dd0SZhengjun Xing "UMask": "0x4", 171f9900dd0SZhengjun Xing "Unit": "cpu_atom" 172f9900dd0SZhengjun Xing }, 173f9900dd0SZhengjun Xing { 174f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.", 175f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 176f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 177f9900dd0SZhengjun Xing "EventCode": "0x04", 178f9900dd0SZhengjun Xing "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF", 179f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 180f9900dd0SZhengjun Xing "SampleAfterValue": "20003", 1815fa2481cSZhengjun Xing "Speculative": "1", 182f9900dd0SZhengjun Xing "UMask": "0x1", 183f9900dd0SZhengjun Xing "Unit": "cpu_atom" 184f9900dd0SZhengjun Xing }, 185f9900dd0SZhengjun Xing { 186f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of load uops retired.", 187f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 188f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 189f9900dd0SZhengjun Xing "Data_LA": "1", 190f9900dd0SZhengjun Xing "EventCode": "0xd0", 191f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", 192f9900dd0SZhengjun Xing "PEBS": "1", 193f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 194f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 195f9900dd0SZhengjun Xing "UMask": "0x81", 196f9900dd0SZhengjun Xing "Unit": "cpu_atom" 197f9900dd0SZhengjun Xing }, 198f9900dd0SZhengjun Xing { 199f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of store uops retired.", 200f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 201f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 202f9900dd0SZhengjun Xing "Data_LA": "1", 203f9900dd0SZhengjun Xing "EventCode": "0xd0", 204f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.ALL_STORES", 205f9900dd0SZhengjun Xing "PEBS": "1", 206f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 207f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 208f9900dd0SZhengjun Xing "UMask": "0x82", 209f9900dd0SZhengjun Xing "Unit": "cpu_atom" 210f9900dd0SZhengjun Xing }, 211f9900dd0SZhengjun Xing { 212f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 128 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 213f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 214f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 215f9900dd0SZhengjun Xing "Data_LA": "1", 216f9900dd0SZhengjun Xing "EventCode": "0xd0", 217f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128", 2185fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 219f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 220f9900dd0SZhengjun Xing "MSRValue": "0x80", 221f9900dd0SZhengjun Xing "PEBS": "2", 222f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 223f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 224f9900dd0SZhengjun Xing "TakenAlone": "1", 225f9900dd0SZhengjun Xing "UMask": "0x5", 226f9900dd0SZhengjun Xing "Unit": "cpu_atom" 227f9900dd0SZhengjun Xing }, 228f9900dd0SZhengjun Xing { 229f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 16 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 230f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 231f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 232f9900dd0SZhengjun Xing "Data_LA": "1", 233f9900dd0SZhengjun Xing "EventCode": "0xd0", 234f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16", 2355fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 236f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 237f9900dd0SZhengjun Xing "MSRValue": "0x10", 238f9900dd0SZhengjun Xing "PEBS": "2", 239f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 240f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 241f9900dd0SZhengjun Xing "TakenAlone": "1", 242f9900dd0SZhengjun Xing "UMask": "0x5", 243f9900dd0SZhengjun Xing "Unit": "cpu_atom" 244f9900dd0SZhengjun Xing }, 245f9900dd0SZhengjun Xing { 246f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 256 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 247f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 248f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 249f9900dd0SZhengjun Xing "Data_LA": "1", 250f9900dd0SZhengjun Xing "EventCode": "0xd0", 251f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256", 2525fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 253f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 254f9900dd0SZhengjun Xing "MSRValue": "0x100", 255f9900dd0SZhengjun Xing "PEBS": "2", 256f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 257f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 258f9900dd0SZhengjun Xing "TakenAlone": "1", 259f9900dd0SZhengjun Xing "UMask": "0x5", 260f9900dd0SZhengjun Xing "Unit": "cpu_atom" 261f9900dd0SZhengjun Xing }, 262f9900dd0SZhengjun Xing { 263f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 32 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 264f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 265f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 266f9900dd0SZhengjun Xing "Data_LA": "1", 267f9900dd0SZhengjun Xing "EventCode": "0xd0", 268f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32", 2695fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 270f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 271f9900dd0SZhengjun Xing "MSRValue": "0x20", 272f9900dd0SZhengjun Xing "PEBS": "2", 273f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 274f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 275f9900dd0SZhengjun Xing "TakenAlone": "1", 276f9900dd0SZhengjun Xing "UMask": "0x5", 277f9900dd0SZhengjun Xing "Unit": "cpu_atom" 278f9900dd0SZhengjun Xing }, 279f9900dd0SZhengjun Xing { 280f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 4 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 281f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 282f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 283f9900dd0SZhengjun Xing "Data_LA": "1", 284f9900dd0SZhengjun Xing "EventCode": "0xd0", 285f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4", 2865fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 287f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 288f9900dd0SZhengjun Xing "MSRValue": "0x4", 289f9900dd0SZhengjun Xing "PEBS": "2", 290f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 291f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 292f9900dd0SZhengjun Xing "TakenAlone": "1", 293f9900dd0SZhengjun Xing "UMask": "0x5", 294f9900dd0SZhengjun Xing "Unit": "cpu_atom" 295f9900dd0SZhengjun Xing }, 296f9900dd0SZhengjun Xing { 297f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 512 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 298f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 299f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 300f9900dd0SZhengjun Xing "Data_LA": "1", 301f9900dd0SZhengjun Xing "EventCode": "0xd0", 302f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512", 3035fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 304f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 305f9900dd0SZhengjun Xing "MSRValue": "0x200", 306f9900dd0SZhengjun Xing "PEBS": "2", 307f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 308f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 309f9900dd0SZhengjun Xing "TakenAlone": "1", 310f9900dd0SZhengjun Xing "UMask": "0x5", 311f9900dd0SZhengjun Xing "Unit": "cpu_atom" 312f9900dd0SZhengjun Xing }, 313f9900dd0SZhengjun Xing { 314f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 64 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 315f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 316f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 317f9900dd0SZhengjun Xing "Data_LA": "1", 318f9900dd0SZhengjun Xing "EventCode": "0xd0", 319f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64", 3205fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 321f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 322f9900dd0SZhengjun Xing "MSRValue": "0x40", 323f9900dd0SZhengjun Xing "PEBS": "2", 324f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 325f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 326f9900dd0SZhengjun Xing "TakenAlone": "1", 327f9900dd0SZhengjun Xing "UMask": "0x5", 328f9900dd0SZhengjun Xing "Unit": "cpu_atom" 329f9900dd0SZhengjun Xing }, 330f9900dd0SZhengjun Xing { 331f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 8 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.", 332f9900dd0SZhengjun Xing "CollectPEBSRecord": "3", 333f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 334f9900dd0SZhengjun Xing "Data_LA": "1", 335f9900dd0SZhengjun Xing "EventCode": "0xd0", 336f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8", 3375fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 338f9900dd0SZhengjun Xing "MSRIndex": "0x3F6", 339f9900dd0SZhengjun Xing "MSRValue": "0x8", 340f9900dd0SZhengjun Xing "PEBS": "2", 341f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 342f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 343f9900dd0SZhengjun Xing "TakenAlone": "1", 344f9900dd0SZhengjun Xing "UMask": "0x5", 345f9900dd0SZhengjun Xing "Unit": "cpu_atom" 346f9900dd0SZhengjun Xing }, 347f9900dd0SZhengjun Xing { 3485fa2481cSZhengjun Xing "BriefDescription": "Counts the number of retired split load uops.", 349f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 350f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 351f9900dd0SZhengjun Xing "Data_LA": "1", 352f9900dd0SZhengjun Xing "EventCode": "0xd0", 353f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS", 354f9900dd0SZhengjun Xing "PEBS": "1", 355f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 356f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 357f9900dd0SZhengjun Xing "UMask": "0x41", 358f9900dd0SZhengjun Xing "Unit": "cpu_atom" 359f9900dd0SZhengjun Xing }, 360f9900dd0SZhengjun Xing { 361f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of stores uops retired. Counts with or without PEBS enabled.", 3625fa2481cSZhengjun Xing "CollectPEBSRecord": "3", 363f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 3645fa2481cSZhengjun Xing "Data_LA": "1", 365f9900dd0SZhengjun Xing "EventCode": "0xd0", 366f9900dd0SZhengjun Xing "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY", 3675fa2481cSZhengjun Xing "L1_Hit_Indication": "1", 3685fa2481cSZhengjun Xing "PEBS": "2", 369f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 370f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 371f9900dd0SZhengjun Xing "UMask": "0x6", 372f9900dd0SZhengjun Xing "Unit": "cpu_atom" 373f9900dd0SZhengjun Xing }, 374f9900dd0SZhengjun Xing { 375f9900dd0SZhengjun Xing "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", 3765fa2481cSZhengjun Xing "Counter": "0,1,2,3,4,5", 377f9900dd0SZhengjun Xing "EventCode": "0xB7", 378f9900dd0SZhengjun Xing "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM", 379f9900dd0SZhengjun Xing "MSRIndex": "0x1a6,0x1a7", 380f9900dd0SZhengjun Xing "MSRValue": "0x10003C0002", 381f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 382f9900dd0SZhengjun Xing "UMask": "0x1", 383f9900dd0SZhengjun Xing "Unit": "cpu_atom" 384f9900dd0SZhengjun Xing }, 385f9900dd0SZhengjun Xing { 386f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.", 387f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 388f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5", 389f9900dd0SZhengjun Xing "EventCode": "0x71", 390f9900dd0SZhengjun Xing "EventName": "TOPDOWN_FE_BOUND.ICACHE", 391f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5", 392f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 3935fa2481cSZhengjun Xing "Speculative": "1", 394f9900dd0SZhengjun Xing "UMask": "0x20", 395f9900dd0SZhengjun Xing "Unit": "cpu_atom" 396f9900dd0SZhengjun Xing }, 397f9900dd0SZhengjun Xing { 3985fa2481cSZhengjun Xing "BriefDescription": "L1D.HWPF_MISS", 3995fa2481cSZhengjun Xing "CollectPEBSRecord": "2", 4005fa2481cSZhengjun Xing "Counter": "0,1,2,3", 4015fa2481cSZhengjun Xing "EventCode": "0x51", 4025fa2481cSZhengjun Xing "EventName": "L1D.HWPF_MISS", 4035fa2481cSZhengjun Xing "PEBScounters": "0,1,2,3", 4045fa2481cSZhengjun Xing "SampleAfterValue": "1000003", 4055fa2481cSZhengjun Xing "Speculative": "1", 4065fa2481cSZhengjun Xing "UMask": "0x20", 4075fa2481cSZhengjun Xing "Unit": "cpu_core" 4085fa2481cSZhengjun Xing }, 4095fa2481cSZhengjun Xing { 410f9900dd0SZhengjun Xing "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.", 411f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 412f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 413f9900dd0SZhengjun Xing "EventCode": "0x51", 414f9900dd0SZhengjun Xing "EventName": "L1D.REPLACEMENT", 415f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 416f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 4175fa2481cSZhengjun Xing "Speculative": "1", 418f9900dd0SZhengjun Xing "UMask": "0x1", 419f9900dd0SZhengjun Xing "Unit": "cpu_core" 420f9900dd0SZhengjun Xing }, 421f9900dd0SZhengjun Xing { 422f9900dd0SZhengjun Xing "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.", 423f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 424f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 425f9900dd0SZhengjun Xing "EventCode": "0x48", 426f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.FB_FULL", 427f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 428f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4295fa2481cSZhengjun Xing "Speculative": "1", 430f9900dd0SZhengjun Xing "UMask": "0x2", 431f9900dd0SZhengjun Xing "Unit": "cpu_core" 432f9900dd0SZhengjun Xing }, 433f9900dd0SZhengjun Xing { 434f9900dd0SZhengjun Xing "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability.", 435f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 436f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 437f9900dd0SZhengjun Xing "CounterMask": "1", 438f9900dd0SZhengjun Xing "EdgeDetect": "1", 439f9900dd0SZhengjun Xing "EventCode": "0x48", 440f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS", 441f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 442f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4435fa2481cSZhengjun Xing "Speculative": "1", 444f9900dd0SZhengjun Xing "UMask": "0x2", 445f9900dd0SZhengjun Xing "Unit": "cpu_core" 446f9900dd0SZhengjun Xing }, 447f9900dd0SZhengjun Xing { 448f9900dd0SZhengjun Xing "BriefDescription": "This event is deprecated. Refer to new event L1D_PEND_MISS.L2_STALLS", 449f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 450f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 451f9900dd0SZhengjun Xing "EventCode": "0x48", 452f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.L2_STALL", 453f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 454f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4555fa2481cSZhengjun Xing "Speculative": "1", 456f9900dd0SZhengjun Xing "UMask": "0x4", 457f9900dd0SZhengjun Xing "Unit": "cpu_core" 458f9900dd0SZhengjun Xing }, 459f9900dd0SZhengjun Xing { 460f9900dd0SZhengjun Xing "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.", 461f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 462f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 463f9900dd0SZhengjun Xing "EventCode": "0x48", 464f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.L2_STALLS", 465f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 466f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4675fa2481cSZhengjun Xing "Speculative": "1", 468f9900dd0SZhengjun Xing "UMask": "0x4", 469f9900dd0SZhengjun Xing "Unit": "cpu_core" 470f9900dd0SZhengjun Xing }, 471f9900dd0SZhengjun Xing { 472f9900dd0SZhengjun Xing "BriefDescription": "Number of L1D misses that are outstanding", 473f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 474f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 475f9900dd0SZhengjun Xing "EventCode": "0x48", 476f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.PENDING", 477f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 478f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4795fa2481cSZhengjun Xing "Speculative": "1", 480f9900dd0SZhengjun Xing "UMask": "0x1", 481f9900dd0SZhengjun Xing "Unit": "cpu_core" 482f9900dd0SZhengjun Xing }, 483f9900dd0SZhengjun Xing { 484f9900dd0SZhengjun Xing "BriefDescription": "Cycles with L1D load Misses outstanding.", 485f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 486f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 487f9900dd0SZhengjun Xing "CounterMask": "1", 488f9900dd0SZhengjun Xing "EventCode": "0x48", 489f9900dd0SZhengjun Xing "EventName": "L1D_PEND_MISS.PENDING_CYCLES", 490f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 491f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 4925fa2481cSZhengjun Xing "Speculative": "1", 493f9900dd0SZhengjun Xing "UMask": "0x1", 494f9900dd0SZhengjun Xing "Unit": "cpu_core" 495f9900dd0SZhengjun Xing }, 496f9900dd0SZhengjun Xing { 497f9900dd0SZhengjun Xing "BriefDescription": "L2 cache lines filling L2", 498f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 499f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 500f9900dd0SZhengjun Xing "EventCode": "0x25", 501f9900dd0SZhengjun Xing "EventName": "L2_LINES_IN.ALL", 502f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 503f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 5045fa2481cSZhengjun Xing "Speculative": "1", 505f9900dd0SZhengjun Xing "UMask": "0x1f", 506f9900dd0SZhengjun Xing "Unit": "cpu_core" 507f9900dd0SZhengjun Xing }, 508f9900dd0SZhengjun Xing { 509*a95ab294SIan Rogers "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses", 510*a95ab294SIan Rogers "CollectPEBSRecord": "2", 511*a95ab294SIan Rogers "Counter": "0,1,2,3", 512*a95ab294SIan Rogers "EventCode": "0x26", 513*a95ab294SIan Rogers "EventName": "L2_LINES_OUT.USELESS_HWPF", 514*a95ab294SIan Rogers "PEBScounters": "0,1,2,3", 515*a95ab294SIan Rogers "SampleAfterValue": "200003", 516*a95ab294SIan Rogers "Speculative": "1", 517*a95ab294SIan Rogers "UMask": "0x4", 518*a95ab294SIan Rogers "Unit": "cpu_core" 519*a95ab294SIan Rogers }, 520*a95ab294SIan Rogers { 5215fa2481cSZhengjun Xing "BriefDescription": "All accesses to L2 cache[This event is alias to L2_RQSTS.REFERENCES]", 522f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 523f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 524f9900dd0SZhengjun Xing "EventCode": "0x24", 525f9900dd0SZhengjun Xing "EventName": "L2_REQUEST.ALL", 526f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 527f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 5285fa2481cSZhengjun Xing "Speculative": "1", 529f9900dd0SZhengjun Xing "UMask": "0xff", 530f9900dd0SZhengjun Xing "Unit": "cpu_core" 531f9900dd0SZhengjun Xing }, 532f9900dd0SZhengjun Xing { 533f9900dd0SZhengjun Xing "BriefDescription": "Read requests with true-miss in L2 cache.[This event is alias to L2_RQSTS.MISS]", 534f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 535f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 536f9900dd0SZhengjun Xing "EventCode": "0x24", 537f9900dd0SZhengjun Xing "EventName": "L2_REQUEST.MISS", 538f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 539f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 5405fa2481cSZhengjun Xing "Speculative": "1", 541f9900dd0SZhengjun Xing "UMask": "0x3f", 542f9900dd0SZhengjun Xing "Unit": "cpu_core" 543f9900dd0SZhengjun Xing }, 544f9900dd0SZhengjun Xing { 545f9900dd0SZhengjun Xing "BriefDescription": "L2 code requests", 546f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 547f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 548f9900dd0SZhengjun Xing "EventCode": "0x24", 549f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.ALL_CODE_RD", 550f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 551f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 5525fa2481cSZhengjun Xing "Speculative": "1", 553f9900dd0SZhengjun Xing "UMask": "0xe4", 554f9900dd0SZhengjun Xing "Unit": "cpu_core" 555f9900dd0SZhengjun Xing }, 556f9900dd0SZhengjun Xing { 5575fa2481cSZhengjun Xing "BriefDescription": "Demand Data Read access L2 cache", 558f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 559f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 560f9900dd0SZhengjun Xing "EventCode": "0x24", 561f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD", 562f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 563f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 5645fa2481cSZhengjun Xing "Speculative": "1", 565f9900dd0SZhengjun Xing "UMask": "0xe1", 566f9900dd0SZhengjun Xing "Unit": "cpu_core" 567f9900dd0SZhengjun Xing }, 568f9900dd0SZhengjun Xing { 569f9900dd0SZhengjun Xing "BriefDescription": "Demand requests that miss L2 cache", 570f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 571f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 572f9900dd0SZhengjun Xing "EventCode": "0x24", 573f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.ALL_DEMAND_MISS", 574f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 575f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 5765fa2481cSZhengjun Xing "Speculative": "1", 577f9900dd0SZhengjun Xing "UMask": "0x27", 578f9900dd0SZhengjun Xing "Unit": "cpu_core" 579f9900dd0SZhengjun Xing }, 580f9900dd0SZhengjun Xing { 5815fa2481cSZhengjun Xing "BriefDescription": "L2_RQSTS.ALL_HWPF", 5825fa2481cSZhengjun Xing "CollectPEBSRecord": "2", 5835fa2481cSZhengjun Xing "Counter": "0,1,2,3", 5845fa2481cSZhengjun Xing "EventCode": "0x24", 5855fa2481cSZhengjun Xing "EventName": "L2_RQSTS.ALL_HWPF", 5865fa2481cSZhengjun Xing "PEBScounters": "0,1,2,3", 5875fa2481cSZhengjun Xing "SampleAfterValue": "200003", 5885fa2481cSZhengjun Xing "Speculative": "1", 5895fa2481cSZhengjun Xing "UMask": "0xf0", 5905fa2481cSZhengjun Xing "Unit": "cpu_core" 5915fa2481cSZhengjun Xing }, 5925fa2481cSZhengjun Xing { 593f9900dd0SZhengjun Xing "BriefDescription": "RFO requests to L2 cache.", 594f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 595f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 596f9900dd0SZhengjun Xing "EventCode": "0x24", 597f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.ALL_RFO", 598f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 599f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6005fa2481cSZhengjun Xing "Speculative": "1", 601f9900dd0SZhengjun Xing "UMask": "0xe2", 602f9900dd0SZhengjun Xing "Unit": "cpu_core" 603f9900dd0SZhengjun Xing }, 604f9900dd0SZhengjun Xing { 605f9900dd0SZhengjun Xing "BriefDescription": "L2 cache hits when fetching instructions, code reads.", 606f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 607f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 608f9900dd0SZhengjun Xing "EventCode": "0x24", 609f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.CODE_RD_HIT", 610f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 611f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6125fa2481cSZhengjun Xing "Speculative": "1", 613f9900dd0SZhengjun Xing "UMask": "0xc4", 614f9900dd0SZhengjun Xing "Unit": "cpu_core" 615f9900dd0SZhengjun Xing }, 616f9900dd0SZhengjun Xing { 617f9900dd0SZhengjun Xing "BriefDescription": "L2 cache misses when fetching instructions", 618f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 619f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 620f9900dd0SZhengjun Xing "EventCode": "0x24", 621f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.CODE_RD_MISS", 622f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 623f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6245fa2481cSZhengjun Xing "Speculative": "1", 625f9900dd0SZhengjun Xing "UMask": "0x24", 626f9900dd0SZhengjun Xing "Unit": "cpu_core" 627f9900dd0SZhengjun Xing }, 628f9900dd0SZhengjun Xing { 629f9900dd0SZhengjun Xing "BriefDescription": "Demand Data Read requests that hit L2 cache", 630f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 631f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 632f9900dd0SZhengjun Xing "EventCode": "0x24", 633f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT", 634f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 635f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6365fa2481cSZhengjun Xing "Speculative": "1", 637f9900dd0SZhengjun Xing "UMask": "0xc1", 638f9900dd0SZhengjun Xing "Unit": "cpu_core" 639f9900dd0SZhengjun Xing }, 640f9900dd0SZhengjun Xing { 6415fa2481cSZhengjun Xing "BriefDescription": "Demand Data Read miss L2 cache", 642f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 643f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 644f9900dd0SZhengjun Xing "EventCode": "0x24", 645f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS", 646f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 647f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6485fa2481cSZhengjun Xing "Speculative": "1", 649f9900dd0SZhengjun Xing "UMask": "0x21", 650f9900dd0SZhengjun Xing "Unit": "cpu_core" 651f9900dd0SZhengjun Xing }, 652f9900dd0SZhengjun Xing { 6535fa2481cSZhengjun Xing "BriefDescription": "L2_RQSTS.HWPF_MISS", 6545fa2481cSZhengjun Xing "CollectPEBSRecord": "2", 6555fa2481cSZhengjun Xing "Counter": "0,1,2,3", 6565fa2481cSZhengjun Xing "EventCode": "0x24", 6575fa2481cSZhengjun Xing "EventName": "L2_RQSTS.HWPF_MISS", 6585fa2481cSZhengjun Xing "PEBScounters": "0,1,2,3", 6595fa2481cSZhengjun Xing "SampleAfterValue": "200003", 6605fa2481cSZhengjun Xing "Speculative": "1", 6615fa2481cSZhengjun Xing "UMask": "0x30", 6625fa2481cSZhengjun Xing "Unit": "cpu_core" 6635fa2481cSZhengjun Xing }, 6645fa2481cSZhengjun Xing { 665f9900dd0SZhengjun Xing "BriefDescription": "Read requests with true-miss in L2 cache.[This event is alias to L2_REQUEST.MISS]", 666f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 667f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 668f9900dd0SZhengjun Xing "EventCode": "0x24", 669f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.MISS", 670f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 671f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6725fa2481cSZhengjun Xing "Speculative": "1", 673f9900dd0SZhengjun Xing "UMask": "0x3f", 674f9900dd0SZhengjun Xing "Unit": "cpu_core" 675f9900dd0SZhengjun Xing }, 676f9900dd0SZhengjun Xing { 6775fa2481cSZhengjun Xing "BriefDescription": "All accesses to L2 cache[This event is alias to L2_REQUEST.ALL]", 678f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 679f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 680f9900dd0SZhengjun Xing "EventCode": "0x24", 681f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.REFERENCES", 682f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 683f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6845fa2481cSZhengjun Xing "Speculative": "1", 685f9900dd0SZhengjun Xing "UMask": "0xff", 686f9900dd0SZhengjun Xing "Unit": "cpu_core" 687f9900dd0SZhengjun Xing }, 688f9900dd0SZhengjun Xing { 689f9900dd0SZhengjun Xing "BriefDescription": "RFO requests that hit L2 cache.", 690f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 691f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 692f9900dd0SZhengjun Xing "EventCode": "0x24", 693f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.RFO_HIT", 694f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 695f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 6965fa2481cSZhengjun Xing "Speculative": "1", 697f9900dd0SZhengjun Xing "UMask": "0xc2", 698f9900dd0SZhengjun Xing "Unit": "cpu_core" 699f9900dd0SZhengjun Xing }, 700f9900dd0SZhengjun Xing { 701f9900dd0SZhengjun Xing "BriefDescription": "RFO requests that miss L2 cache", 702f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 703f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 704f9900dd0SZhengjun Xing "EventCode": "0x24", 705f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.RFO_MISS", 706f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 707f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 7085fa2481cSZhengjun Xing "Speculative": "1", 709f9900dd0SZhengjun Xing "UMask": "0x22", 710f9900dd0SZhengjun Xing "Unit": "cpu_core" 711f9900dd0SZhengjun Xing }, 712f9900dd0SZhengjun Xing { 713f9900dd0SZhengjun Xing "BriefDescription": "SW prefetch requests that hit L2 cache.", 714f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 715f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 716f9900dd0SZhengjun Xing "EventCode": "0x24", 717f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.SWPF_HIT", 718f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 719f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 7205fa2481cSZhengjun Xing "Speculative": "1", 721f9900dd0SZhengjun Xing "UMask": "0xc8", 722f9900dd0SZhengjun Xing "Unit": "cpu_core" 723f9900dd0SZhengjun Xing }, 724f9900dd0SZhengjun Xing { 725f9900dd0SZhengjun Xing "BriefDescription": "SW prefetch requests that miss L2 cache.", 726f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 727f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 728f9900dd0SZhengjun Xing "EventCode": "0x24", 729f9900dd0SZhengjun Xing "EventName": "L2_RQSTS.SWPF_MISS", 730f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 731f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 7325fa2481cSZhengjun Xing "Speculative": "1", 733f9900dd0SZhengjun Xing "UMask": "0x28", 734f9900dd0SZhengjun Xing "Unit": "cpu_core" 735f9900dd0SZhengjun Xing }, 736f9900dd0SZhengjun Xing { 737*a95ab294SIan Rogers "BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)", 738f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 739f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5,6,7", 740f9900dd0SZhengjun Xing "EventCode": "0x2e", 741f9900dd0SZhengjun Xing "EventName": "LONGEST_LAT_CACHE.MISS", 742f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5,6,7", 743f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 7445fa2481cSZhengjun Xing "Speculative": "1", 745f9900dd0SZhengjun Xing "UMask": "0x41", 746f9900dd0SZhengjun Xing "Unit": "cpu_core" 747f9900dd0SZhengjun Xing }, 748f9900dd0SZhengjun Xing { 749*a95ab294SIan Rogers "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)", 750*a95ab294SIan Rogers "CollectPEBSRecord": "2", 751*a95ab294SIan Rogers "Counter": "0,1,2,3,4,5,6,7", 752*a95ab294SIan Rogers "EventCode": "0x2e", 753*a95ab294SIan Rogers "EventName": "LONGEST_LAT_CACHE.REFERENCE", 754*a95ab294SIan Rogers "PEBScounters": "0,1,2,3,4,5,6,7", 755*a95ab294SIan Rogers "SampleAfterValue": "100003", 756*a95ab294SIan Rogers "Speculative": "1", 757*a95ab294SIan Rogers "UMask": "0x4f", 758*a95ab294SIan Rogers "Unit": "cpu_core" 759*a95ab294SIan Rogers }, 760*a95ab294SIan Rogers { 761*a95ab294SIan Rogers "BriefDescription": "Retired load instructions.", 762f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 763f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 764f9900dd0SZhengjun Xing "Data_LA": "1", 765f9900dd0SZhengjun Xing "EventCode": "0xd0", 766f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.ALL_LOADS", 767f9900dd0SZhengjun Xing "PEBS": "1", 768f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 769f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 770f9900dd0SZhengjun Xing "UMask": "0x81", 771f9900dd0SZhengjun Xing "Unit": "cpu_core" 772f9900dd0SZhengjun Xing }, 773f9900dd0SZhengjun Xing { 774*a95ab294SIan Rogers "BriefDescription": "Retired store instructions.", 775f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 776f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 777f9900dd0SZhengjun Xing "Data_LA": "1", 778f9900dd0SZhengjun Xing "EventCode": "0xd0", 779f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.ALL_STORES", 780f9900dd0SZhengjun Xing "L1_Hit_Indication": "1", 781f9900dd0SZhengjun Xing "PEBS": "1", 782f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 783f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 784f9900dd0SZhengjun Xing "UMask": "0x82", 785f9900dd0SZhengjun Xing "Unit": "cpu_core" 786f9900dd0SZhengjun Xing }, 787f9900dd0SZhengjun Xing { 788f9900dd0SZhengjun Xing "BriefDescription": "All retired memory instructions.", 789f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 790f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 791f9900dd0SZhengjun Xing "Data_LA": "1", 792f9900dd0SZhengjun Xing "EventCode": "0xd0", 793f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.ANY", 794f9900dd0SZhengjun Xing "L1_Hit_Indication": "1", 795f9900dd0SZhengjun Xing "PEBS": "1", 796f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 797f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 798f9900dd0SZhengjun Xing "UMask": "0x83", 799f9900dd0SZhengjun Xing "Unit": "cpu_core" 800f9900dd0SZhengjun Xing }, 801f9900dd0SZhengjun Xing { 802f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions with locked access.", 803f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 804f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 805f9900dd0SZhengjun Xing "Data_LA": "1", 806f9900dd0SZhengjun Xing "EventCode": "0xd0", 807f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.LOCK_LOADS", 808f9900dd0SZhengjun Xing "PEBS": "1", 809f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 810f9900dd0SZhengjun Xing "SampleAfterValue": "100007", 811f9900dd0SZhengjun Xing "UMask": "0x21", 812f9900dd0SZhengjun Xing "Unit": "cpu_core" 813f9900dd0SZhengjun Xing }, 814f9900dd0SZhengjun Xing { 815f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions that split across a cacheline boundary.", 816f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 817f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 818f9900dd0SZhengjun Xing "Data_LA": "1", 819f9900dd0SZhengjun Xing "EventCode": "0xd0", 820f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.SPLIT_LOADS", 821f9900dd0SZhengjun Xing "PEBS": "1", 822f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 823f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 824f9900dd0SZhengjun Xing "UMask": "0x41", 825f9900dd0SZhengjun Xing "Unit": "cpu_core" 826f9900dd0SZhengjun Xing }, 827f9900dd0SZhengjun Xing { 828f9900dd0SZhengjun Xing "BriefDescription": "Retired store instructions that split across a cacheline boundary.", 829f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 830f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 831f9900dd0SZhengjun Xing "Data_LA": "1", 832f9900dd0SZhengjun Xing "EventCode": "0xd0", 833f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.SPLIT_STORES", 834f9900dd0SZhengjun Xing "L1_Hit_Indication": "1", 835f9900dd0SZhengjun Xing "PEBS": "1", 836f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 837f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 838f9900dd0SZhengjun Xing "UMask": "0x42", 839f9900dd0SZhengjun Xing "Unit": "cpu_core" 840f9900dd0SZhengjun Xing }, 841f9900dd0SZhengjun Xing { 842f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions that miss the STLB.", 843f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 844f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 845f9900dd0SZhengjun Xing "Data_LA": "1", 846f9900dd0SZhengjun Xing "EventCode": "0xd0", 847f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS", 848f9900dd0SZhengjun Xing "PEBS": "1", 849f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 850f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 851f9900dd0SZhengjun Xing "UMask": "0x11", 852f9900dd0SZhengjun Xing "Unit": "cpu_core" 853f9900dd0SZhengjun Xing }, 854f9900dd0SZhengjun Xing { 855f9900dd0SZhengjun Xing "BriefDescription": "Retired store instructions that miss the STLB.", 856f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 857f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 858f9900dd0SZhengjun Xing "Data_LA": "1", 859f9900dd0SZhengjun Xing "EventCode": "0xd0", 860f9900dd0SZhengjun Xing "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES", 861f9900dd0SZhengjun Xing "L1_Hit_Indication": "1", 862f9900dd0SZhengjun Xing "PEBS": "1", 863f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 864f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 865f9900dd0SZhengjun Xing "UMask": "0x12", 866f9900dd0SZhengjun Xing "Unit": "cpu_core" 867f9900dd0SZhengjun Xing }, 868f9900dd0SZhengjun Xing { 869f9900dd0SZhengjun Xing "BriefDescription": "Completed demand load uops that miss the L1 d-cache.", 870f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 871f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 872f9900dd0SZhengjun Xing "EventCode": "0x43", 873f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_COMPLETED.L1_MISS_ANY", 874f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 875f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 8765fa2481cSZhengjun Xing "Speculative": "1", 877f9900dd0SZhengjun Xing "UMask": "0xfd", 878f9900dd0SZhengjun Xing "Unit": "cpu_core" 879f9900dd0SZhengjun Xing }, 880f9900dd0SZhengjun Xing { 881f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3", 882f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 883f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 884f9900dd0SZhengjun Xing "Data_LA": "1", 885f9900dd0SZhengjun Xing "EventCode": "0xd2", 886f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD", 887f9900dd0SZhengjun Xing "PEBS": "1", 888f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 889f9900dd0SZhengjun Xing "SampleAfterValue": "20011", 890f9900dd0SZhengjun Xing "UMask": "0x4", 891f9900dd0SZhengjun Xing "Unit": "cpu_core" 892f9900dd0SZhengjun Xing }, 893f9900dd0SZhengjun Xing { 894f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache", 895f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 896f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 897f9900dd0SZhengjun Xing "Data_LA": "1", 898f9900dd0SZhengjun Xing "EventCode": "0xd2", 899f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT", 900f9900dd0SZhengjun Xing "PEBS": "1", 901f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 902f9900dd0SZhengjun Xing "SampleAfterValue": "20011", 903f9900dd0SZhengjun Xing "UMask": "0x2", 904f9900dd0SZhengjun Xing "Unit": "cpu_core" 905f9900dd0SZhengjun Xing }, 906f9900dd0SZhengjun Xing { 907f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3", 908f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 909f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 910f9900dd0SZhengjun Xing "Data_LA": "1", 911f9900dd0SZhengjun Xing "EventCode": "0xd2", 912f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM", 913f9900dd0SZhengjun Xing "PEBS": "1", 914f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 915f9900dd0SZhengjun Xing "SampleAfterValue": "20011", 916f9900dd0SZhengjun Xing "UMask": "0x4", 917f9900dd0SZhengjun Xing "Unit": "cpu_core" 918f9900dd0SZhengjun Xing }, 919f9900dd0SZhengjun Xing { 920f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.", 921f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 922f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 923f9900dd0SZhengjun Xing "Data_LA": "1", 924f9900dd0SZhengjun Xing "EventCode": "0xd2", 925f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS", 926f9900dd0SZhengjun Xing "PEBS": "1", 927f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 928f9900dd0SZhengjun Xing "SampleAfterValue": "20011", 929f9900dd0SZhengjun Xing "UMask": "0x1", 930f9900dd0SZhengjun Xing "Unit": "cpu_core" 931f9900dd0SZhengjun Xing }, 932f9900dd0SZhengjun Xing { 933f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required", 934f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 935f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 936f9900dd0SZhengjun Xing "Data_LA": "1", 937f9900dd0SZhengjun Xing "EventCode": "0xd2", 938f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE", 939f9900dd0SZhengjun Xing "PEBS": "1", 940f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 941f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 942f9900dd0SZhengjun Xing "UMask": "0x8", 943f9900dd0SZhengjun Xing "Unit": "cpu_core" 944f9900dd0SZhengjun Xing }, 945f9900dd0SZhengjun Xing { 946f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache", 947f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 948f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 949f9900dd0SZhengjun Xing "Data_LA": "1", 950f9900dd0SZhengjun Xing "EventCode": "0xd2", 951f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD", 952f9900dd0SZhengjun Xing "PEBS": "1", 953f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 954f9900dd0SZhengjun Xing "SampleAfterValue": "20011", 955f9900dd0SZhengjun Xing "UMask": "0x2", 956f9900dd0SZhengjun Xing "Unit": "cpu_core" 957f9900dd0SZhengjun Xing }, 958f9900dd0SZhengjun Xing { 959f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram", 960f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 961f9900dd0SZhengjun Xing "Data_LA": "1", 962f9900dd0SZhengjun Xing "EventCode": "0xd3", 963f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM", 964f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 965f9900dd0SZhengjun Xing "SampleAfterValue": "100007", 966f9900dd0SZhengjun Xing "UMask": "0x1", 967f9900dd0SZhengjun Xing "Unit": "cpu_core" 968f9900dd0SZhengjun Xing }, 969f9900dd0SZhengjun Xing { 970f9900dd0SZhengjun Xing "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.", 971f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 972f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 973f9900dd0SZhengjun Xing "Data_LA": "1", 974f9900dd0SZhengjun Xing "EventCode": "0xd4", 975f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_MISC_RETIRED.UC", 976f9900dd0SZhengjun Xing "PEBS": "1", 977f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 978f9900dd0SZhengjun Xing "SampleAfterValue": "100007", 979f9900dd0SZhengjun Xing "UMask": "0x4", 980f9900dd0SZhengjun Xing "Unit": "cpu_core" 981f9900dd0SZhengjun Xing }, 982f9900dd0SZhengjun Xing { 983f9900dd0SZhengjun Xing "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.", 984f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 985f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 986f9900dd0SZhengjun Xing "Data_LA": "1", 987f9900dd0SZhengjun Xing "EventCode": "0xd1", 988f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.FB_HIT", 989f9900dd0SZhengjun Xing "PEBS": "1", 990f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 991f9900dd0SZhengjun Xing "SampleAfterValue": "100007", 992f9900dd0SZhengjun Xing "UMask": "0x40", 993f9900dd0SZhengjun Xing "Unit": "cpu_core" 994f9900dd0SZhengjun Xing }, 995f9900dd0SZhengjun Xing { 996f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions with L1 cache hits as data sources", 997f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 998f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 999f9900dd0SZhengjun Xing "Data_LA": "1", 1000f9900dd0SZhengjun Xing "EventCode": "0xd1", 1001f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L1_HIT", 1002f9900dd0SZhengjun Xing "PEBS": "1", 1003f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1004f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 1005f9900dd0SZhengjun Xing "UMask": "0x1", 1006f9900dd0SZhengjun Xing "Unit": "cpu_core" 1007f9900dd0SZhengjun Xing }, 1008f9900dd0SZhengjun Xing { 1009f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions missed L1 cache as data sources", 1010f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1011f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1012f9900dd0SZhengjun Xing "Data_LA": "1", 1013f9900dd0SZhengjun Xing "EventCode": "0xd1", 1014f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L1_MISS", 1015f9900dd0SZhengjun Xing "PEBS": "1", 1016f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1017f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 1018f9900dd0SZhengjun Xing "UMask": "0x8", 1019f9900dd0SZhengjun Xing "Unit": "cpu_core" 1020f9900dd0SZhengjun Xing }, 1021f9900dd0SZhengjun Xing { 1022f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions with L2 cache hits as data sources", 1023f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1024f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1025f9900dd0SZhengjun Xing "Data_LA": "1", 1026f9900dd0SZhengjun Xing "EventCode": "0xd1", 1027f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L2_HIT", 1028f9900dd0SZhengjun Xing "PEBS": "1", 1029f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1030f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 1031f9900dd0SZhengjun Xing "UMask": "0x2", 1032f9900dd0SZhengjun Xing "Unit": "cpu_core" 1033f9900dd0SZhengjun Xing }, 1034f9900dd0SZhengjun Xing { 1035f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions missed L2 cache as data sources", 1036f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1037f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1038f9900dd0SZhengjun Xing "Data_LA": "1", 1039f9900dd0SZhengjun Xing "EventCode": "0xd1", 1040f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L2_MISS", 1041f9900dd0SZhengjun Xing "PEBS": "1", 1042f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1043f9900dd0SZhengjun Xing "SampleAfterValue": "100021", 1044f9900dd0SZhengjun Xing "UMask": "0x10", 1045f9900dd0SZhengjun Xing "Unit": "cpu_core" 1046f9900dd0SZhengjun Xing }, 1047f9900dd0SZhengjun Xing { 1048f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions with L3 cache hits as data sources", 1049f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1050f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1051f9900dd0SZhengjun Xing "Data_LA": "1", 1052f9900dd0SZhengjun Xing "EventCode": "0xd1", 1053f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L3_HIT", 1054f9900dd0SZhengjun Xing "PEBS": "1", 1055f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1056f9900dd0SZhengjun Xing "SampleAfterValue": "100021", 1057f9900dd0SZhengjun Xing "UMask": "0x4", 1058f9900dd0SZhengjun Xing "Unit": "cpu_core" 1059f9900dd0SZhengjun Xing }, 1060f9900dd0SZhengjun Xing { 1061f9900dd0SZhengjun Xing "BriefDescription": "Retired load instructions missed L3 cache as data sources", 1062f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1063f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1064f9900dd0SZhengjun Xing "Data_LA": "1", 1065f9900dd0SZhengjun Xing "EventCode": "0xd1", 1066f9900dd0SZhengjun Xing "EventName": "MEM_LOAD_RETIRED.L3_MISS", 1067f9900dd0SZhengjun Xing "PEBS": "1", 1068f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1069f9900dd0SZhengjun Xing "SampleAfterValue": "50021", 1070f9900dd0SZhengjun Xing "UMask": "0x20", 1071f9900dd0SZhengjun Xing "Unit": "cpu_core" 1072f9900dd0SZhengjun Xing }, 1073f9900dd0SZhengjun Xing { 10745fa2481cSZhengjun Xing "BriefDescription": "MEM_STORE_RETIRED.L2_HIT", 1075f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1076f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1077f9900dd0SZhengjun Xing "EventCode": "0x44", 1078f9900dd0SZhengjun Xing "EventName": "MEM_STORE_RETIRED.L2_HIT", 1079f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1080f9900dd0SZhengjun Xing "SampleAfterValue": "200003", 1081f9900dd0SZhengjun Xing "UMask": "0x1", 1082f9900dd0SZhengjun Xing "Unit": "cpu_core" 1083f9900dd0SZhengjun Xing }, 1084f9900dd0SZhengjun Xing { 1085f9900dd0SZhengjun Xing "BriefDescription": "Retired memory uops for any access", 1086f9900dd0SZhengjun Xing "Counter": "0,1,2,3,4,5,6,7", 1087f9900dd0SZhengjun Xing "EventCode": "0xe5", 1088f9900dd0SZhengjun Xing "EventName": "MEM_UOP_RETIRED.ANY", 1089f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3,4,5,6,7", 1090f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 1091f9900dd0SZhengjun Xing "UMask": "0x3", 1092f9900dd0SZhengjun Xing "Unit": "cpu_core" 1093f9900dd0SZhengjun Xing }, 1094f9900dd0SZhengjun Xing { 1095f9900dd0SZhengjun Xing "BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.", 10965fa2481cSZhengjun Xing "Counter": "0,1,2,3,4,5,6,7", 1097f9900dd0SZhengjun Xing "EventCode": "0x2A,0x2B", 1098f9900dd0SZhengjun Xing "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM", 1099f9900dd0SZhengjun Xing "MSRIndex": "0x1a6,0x1a7", 1100f9900dd0SZhengjun Xing "MSRValue": "0x10003C0001", 1101f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 1102f9900dd0SZhengjun Xing "UMask": "0x1", 1103f9900dd0SZhengjun Xing "Unit": "cpu_core" 1104f9900dd0SZhengjun Xing }, 1105f9900dd0SZhengjun Xing { 11065fa2481cSZhengjun Xing "BriefDescription": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", 11075fa2481cSZhengjun Xing "Counter": "0,1,2,3,4,5,6,7", 1108f9900dd0SZhengjun Xing "EventCode": "0x2A,0x2B", 1109f9900dd0SZhengjun Xing "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", 1110f9900dd0SZhengjun Xing "MSRIndex": "0x1a6,0x1a7", 1111f9900dd0SZhengjun Xing "MSRValue": "0x8003C0001", 1112f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 1113f9900dd0SZhengjun Xing "UMask": "0x1", 1114f9900dd0SZhengjun Xing "Unit": "cpu_core" 1115f9900dd0SZhengjun Xing }, 1116f9900dd0SZhengjun Xing { 1117f9900dd0SZhengjun Xing "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.", 11185fa2481cSZhengjun Xing "Counter": "0,1,2,3,4,5,6,7", 1119f9900dd0SZhengjun Xing "EventCode": "0x2A,0x2B", 1120f9900dd0SZhengjun Xing "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM", 1121f9900dd0SZhengjun Xing "MSRIndex": "0x1a6,0x1a7", 1122f9900dd0SZhengjun Xing "MSRValue": "0x10003C0002", 1123f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 1124f9900dd0SZhengjun Xing "UMask": "0x1", 1125f9900dd0SZhengjun Xing "Unit": "cpu_core" 1126f9900dd0SZhengjun Xing }, 1127f9900dd0SZhengjun Xing { 11285fa2481cSZhengjun Xing "BriefDescription": "OFFCORE_REQUESTS.ALL_REQUESTS", 1129f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1130f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1131f9900dd0SZhengjun Xing "EventCode": "0x21", 1132f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS", 1133f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1134f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 11355fa2481cSZhengjun Xing "Speculative": "1", 1136f9900dd0SZhengjun Xing "UMask": "0x80", 1137f9900dd0SZhengjun Xing "Unit": "cpu_core" 1138f9900dd0SZhengjun Xing }, 1139f9900dd0SZhengjun Xing { 1140f9900dd0SZhengjun Xing "BriefDescription": "Demand and prefetch data reads", 1141f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1142f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1143f9900dd0SZhengjun Xing "EventCode": "0x21", 1144f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS.DATA_RD", 1145f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1146f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 11475fa2481cSZhengjun Xing "Speculative": "1", 1148f9900dd0SZhengjun Xing "UMask": "0x8", 1149f9900dd0SZhengjun Xing "Unit": "cpu_core" 1150f9900dd0SZhengjun Xing }, 1151f9900dd0SZhengjun Xing { 1152f9900dd0SZhengjun Xing "BriefDescription": "Demand Data Read requests sent to uncore", 1153f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1154f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1155f9900dd0SZhengjun Xing "EventCode": "0x21", 1156f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD", 1157f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1158f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 11595fa2481cSZhengjun Xing "Speculative": "1", 1160f9900dd0SZhengjun Xing "UMask": "0x1", 1161f9900dd0SZhengjun Xing "Unit": "cpu_core" 1162f9900dd0SZhengjun Xing }, 1163f9900dd0SZhengjun Xing { 1164f9900dd0SZhengjun Xing "BriefDescription": "This event is deprecated. Refer to new event OFFCORE_REQUESTS_OUTSTANDING.DATA_RD", 1165f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1166f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1167*a95ab294SIan Rogers "Errata": "ADL038", 1168f9900dd0SZhengjun Xing "EventCode": "0x20", 1169f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD", 1170f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1171f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 11725fa2481cSZhengjun Xing "Speculative": "1", 1173f9900dd0SZhengjun Xing "UMask": "0x8", 1174f9900dd0SZhengjun Xing "Unit": "cpu_core" 1175f9900dd0SZhengjun Xing }, 1176f9900dd0SZhengjun Xing { 11775fa2481cSZhengjun Xing "BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", 1178f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1179f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1180f9900dd0SZhengjun Xing "CounterMask": "1", 1181*a95ab294SIan Rogers "Errata": "ADL038", 1182f9900dd0SZhengjun Xing "EventCode": "0x20", 1183f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", 1184f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1185f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 11865fa2481cSZhengjun Xing "Speculative": "1", 1187f9900dd0SZhengjun Xing "UMask": "0x8", 1188f9900dd0SZhengjun Xing "Unit": "cpu_core" 1189f9900dd0SZhengjun Xing }, 1190f9900dd0SZhengjun Xing { 1191f9900dd0SZhengjun Xing "BriefDescription": "For every cycle where the core is waiting on at least 1 outstanding Demand RFO request, increments by 1.", 1192f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1193f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1194f9900dd0SZhengjun Xing "CounterMask": "1", 1195f9900dd0SZhengjun Xing "EventCode": "0x20", 1196f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO", 1197f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1198f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 11995fa2481cSZhengjun Xing "Speculative": "1", 1200f9900dd0SZhengjun Xing "UMask": "0x4", 1201f9900dd0SZhengjun Xing "Unit": "cpu_core" 1202f9900dd0SZhengjun Xing }, 1203f9900dd0SZhengjun Xing { 12045fa2481cSZhengjun Xing "BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD", 1205f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1206f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1207*a95ab294SIan Rogers "Errata": "ADL038", 1208f9900dd0SZhengjun Xing "EventCode": "0x20", 1209f9900dd0SZhengjun Xing "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD", 1210f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1211f9900dd0SZhengjun Xing "SampleAfterValue": "1000003", 12125fa2481cSZhengjun Xing "Speculative": "1", 1213f9900dd0SZhengjun Xing "UMask": "0x8", 1214f9900dd0SZhengjun Xing "Unit": "cpu_core" 1215f9900dd0SZhengjun Xing }, 1216f9900dd0SZhengjun Xing { 1217f9900dd0SZhengjun Xing "BriefDescription": "Number of PREFETCHNTA instructions executed.", 1218f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1219f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1220f9900dd0SZhengjun Xing "EventCode": "0x40", 1221f9900dd0SZhengjun Xing "EventName": "SW_PREFETCH_ACCESS.NTA", 1222f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1223f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 12245fa2481cSZhengjun Xing "Speculative": "1", 1225f9900dd0SZhengjun Xing "UMask": "0x1", 1226f9900dd0SZhengjun Xing "Unit": "cpu_core" 1227f9900dd0SZhengjun Xing }, 1228f9900dd0SZhengjun Xing { 1229f9900dd0SZhengjun Xing "BriefDescription": "Number of PREFETCHW instructions executed.", 1230f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1231f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1232f9900dd0SZhengjun Xing "EventCode": "0x40", 1233f9900dd0SZhengjun Xing "EventName": "SW_PREFETCH_ACCESS.PREFETCHW", 1234f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1235f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 12365fa2481cSZhengjun Xing "Speculative": "1", 1237f9900dd0SZhengjun Xing "UMask": "0x8", 1238f9900dd0SZhengjun Xing "Unit": "cpu_core" 1239f9900dd0SZhengjun Xing }, 1240f9900dd0SZhengjun Xing { 1241f9900dd0SZhengjun Xing "BriefDescription": "Number of PREFETCHT0 instructions executed.", 1242f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1243f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1244f9900dd0SZhengjun Xing "EventCode": "0x40", 1245f9900dd0SZhengjun Xing "EventName": "SW_PREFETCH_ACCESS.T0", 1246f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1247f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 12485fa2481cSZhengjun Xing "Speculative": "1", 1249f9900dd0SZhengjun Xing "UMask": "0x2", 1250f9900dd0SZhengjun Xing "Unit": "cpu_core" 1251f9900dd0SZhengjun Xing }, 1252f9900dd0SZhengjun Xing { 1253f9900dd0SZhengjun Xing "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.", 1254f9900dd0SZhengjun Xing "CollectPEBSRecord": "2", 1255f9900dd0SZhengjun Xing "Counter": "0,1,2,3", 1256f9900dd0SZhengjun Xing "EventCode": "0x40", 1257f9900dd0SZhengjun Xing "EventName": "SW_PREFETCH_ACCESS.T1_T2", 1258f9900dd0SZhengjun Xing "PEBScounters": "0,1,2,3", 1259f9900dd0SZhengjun Xing "SampleAfterValue": "100003", 12605fa2481cSZhengjun Xing "Speculative": "1", 1261f9900dd0SZhengjun Xing "UMask": "0x4", 1262f9900dd0SZhengjun Xing "Unit": "cpu_core" 1263f9900dd0SZhengjun Xing } 1264f9900dd0SZhengjun Xing] 1265