1[
2  {
3    "EventCode": "10004",
4    "EventName": "PM_EXEC_STALL_TRANSLATION",
5    "BriefDescription": "Cycles in which the oldest instruction in the pipeline suffered a TLB miss or ERAT miss and waited for it to resolve."
6  },
7  {
8    "EventCode": "10010",
9    "EventName": "PM_PMC4_OVERFLOW",
10    "BriefDescription": "The event selected for PMC4 caused the event counter to overflow."
11  },
12  {
13    "EventCode": "10020",
14    "EventName": "PM_PMC4_REWIND",
15    "BriefDescription": "The speculative event selected for PMC4 rewinds and the counter for PMC4 is not charged."
16  },
17  {
18    "EventCode": "10038",
19    "EventName": "PM_DISP_STALL_TRANSLATION",
20    "BriefDescription": "Cycles when dispatch was stalled for this thread because the MMU was handling a translation miss."
21  },
22  {
23    "EventCode": "1003A",
24    "EventName": "PM_DISP_STALL_BR_MPRED_IC_L2",
25    "BriefDescription": "Cycles when dispatch was stalled while the instruction was fetched from the local L2 after suffering a branch mispredict."
26  },
27  {
28    "EventCode": "1E050",
29    "EventName": "PM_DISP_STALL_HELD_STF_MAPPER_CYC",
30    "BriefDescription": "Cycles in which the NTC instruction is held at dispatch because the STF mapper/SRB was full. Includes GPR (count, link, tar), VSR, VMR, FPR."
31  },
32  {
33    "EventCode": "1F054",
34    "EventName": "PM_DTLB_HIT",
35    "BriefDescription": "The PTE required by the instruction was resident in the TLB (data TLB access). When MMCR1[16]=0 this event counts only demand hits. When MMCR1[16]=1 this event includes demand and prefetch. Applies to both HPT and RPT."
36  },
37  {
38    "EventCode": "101E8",
39    "EventName": "PM_THRESH_EXC_256",
40    "BriefDescription": "Threshold counter exceeded a count of 256."
41  },
42  {
43    "EventCode": "101EC",
44    "EventName": "PM_THRESH_MET",
45    "BriefDescription": "Threshold exceeded."
46  },
47  {
48    "EventCode": "100F2",
49    "EventName": "PM_1PLUS_PPC_CMPL",
50    "BriefDescription": "Cycles in which at least one instruction is completed by this thread."
51  },
52  {
53    "EventCode": "100F6",
54    "EventName": "PM_IERAT_MISS",
55    "BriefDescription": "IERAT Reloaded to satisfy an IERAT miss. All page sizes are counted by this event."
56  },
57  {
58    "EventCode": "100F8",
59    "EventName": "PM_DISP_STALL_CYC",
60    "BriefDescription": "Cycles the ICT has no itags assigned to this thread (no instructions were dispatched during these cycles)."
61  },
62  {
63    "EventCode": "20114",
64    "EventName": "PM_MRK_L2_RC_DISP",
65    "BriefDescription": "Marked instruction RC dispatched in L2."
66  },
67  {
68    "EventCode": "2C010",
69    "EventName": "PM_EXEC_STALL_LSU",
70    "BriefDescription": "Cycles in which the oldest instruction in the pipeline was executing in the Load Store Unit. This does not include simple fixed point instructions."
71  },
72  {
73    "EventCode": "2C016",
74    "EventName": "PM_DISP_STALL_IERAT_ONLY_MISS",
75    "BriefDescription": "Cycles when dispatch was stalled while waiting to resolve an instruction ERAT miss."
76  },
77  {
78    "EventCode": "2C01E",
79    "EventName": "PM_DISP_STALL_BR_MPRED_IC_L3",
80    "BriefDescription": "Cycles when dispatch was stalled while the instruction was fetched from the local L3 after suffering a branch mispredict."
81  },
82  {
83    "EventCode": "2D01A",
84    "EventName": "PM_DISP_STALL_IC_MISS",
85    "BriefDescription": "Cycles when dispatch was stalled for this thread due to an Icache Miss."
86  },
87  {
88    "EventCode": "2D01C",
89    "EventName": "PM_CMPL_STALL_STCX",
90    "BriefDescription": "Cycles in which the oldest instruction in the pipeline was a stcx waiting for resolution from the nest before completing."
91  },
92  {
93    "EventCode": "2E018",
94    "EventName": "PM_DISP_STALL_FETCH",
95    "BriefDescription": "Cycles when dispatch was stalled for this thread because Fetch was being held."
96  },
97  {
98    "EventCode": "2E01A",
99    "EventName": "PM_DISP_STALL_HELD_XVFC_MAPPER_CYC",
100    "BriefDescription": "Cycles in which the NTC instruction is held at dispatch because the XVFC mapper/SRB was full."
101  },
102  {
103    "EventCode": "2C142",
104    "EventName": "PM_MRK_XFER_FROM_SRC_PMC2",
105    "BriefDescription": "For a marked data transfer instruction, the processor's L1 data cache was reloaded from the source specified in MMCR3[15:27]. If MMCR1[16|17] is 0 (default), this count includes only lines that were reloaded to satisfy a demand miss. If MMCR1[16|17] is 1, this count includes both demand misses and prefetch reloads."
106  },
107  {
108    "EventCode": "24050",
109    "EventName": "PM_IOPS_DISP",
110    "BriefDescription": "Internal Operations dispatched. PM_IOPS_DISP / PM_INST_DISP will show the average number of internal operations per PowerPC instruction."
111  },
112  {
113    "EventCode": "2405E",
114    "EventName": "PM_ISSUE_CANCEL",
115    "BriefDescription": "An instruction issued and the issue was later cancelled. Only one cancel per PowerPC instruction."
116  },
117  {
118    "EventCode": "200FA",
119    "EventName": "PM_BR_TAKEN_CMPL",
120    "BriefDescription": "Branch Taken instruction completed."
121  },
122  {
123    "EventCode": "30012",
124    "EventName": "PM_FLUSH_COMPLETION",
125    "BriefDescription": "The instruction that was next to complete (oldest in the pipeline) did not complete because it suffered a flush."
126  },
127  {
128    "EventCode": "30014",
129    "EventName": "PM_EXEC_STALL_STORE",
130    "BriefDescription": "Cycles in which the oldest instruction in the pipeline was a store instruction executing in the Load Store Unit."
131  },
132  {
133    "EventCode": "30018",
134    "EventName": "PM_DISP_STALL_HELD_SCOREBOARD_CYC",
135    "BriefDescription": "Cycles in which the NTC instruction is held at dispatch while waiting on the Scoreboard. This event combines VSCR and FPSCR together."
136  },
137  {
138    "EventCode": "30026",
139    "EventName": "PM_EXEC_STALL_STORE_MISS",
140    "BriefDescription": "Cycles in which the oldest instruction in the pipeline was a store whose cache line was not resident in the L1 and was waiting for allocation of the missing line into the L1."
141  },
142  {
143    "EventCode": "3012A",
144    "EventName": "PM_MRK_L2_RC_DONE",
145    "BriefDescription": "L2 RC machine completed the transaction for the marked instruction."
146  },
147  {
148    "EventCode": "3F046",
149    "EventName": "PM_ITLB_HIT_1G",
150    "BriefDescription": "Instruction TLB hit (IERAT reload) page size 1G, which implies Radix Page Table translation is in use. When MMCR1[17]=0 this event counts only for demand misses. When MMCR1[17]=1 this event includes demand misses and prefetches."
151  },
152  {
153    "EventCode": "34058",
154    "EventName": "PM_DISP_STALL_BR_MPRED_ICMISS",
155    "BriefDescription": "Cycles when dispatch was stalled after a mispredicted branch resulted in an instruction cache miss."
156  },
157  {
158    "EventCode": "3D05C",
159    "EventName": "PM_DISP_STALL_HELD_RENAME_CYC",
160    "BriefDescription": "Cycles in which the NTC instruction is held at dispatch because the mapper/SRB was full. Includes GPR (count, link, tar), VSR, VMR, FPR and XVFC."
161  },
162  {
163    "EventCode": "3E052",
164    "EventName": "PM_DISP_STALL_IC_L3",
165    "BriefDescription": "Cycles when dispatch was stalled while the instruction was fetched from the local L3."
166  },
167  {
168    "EventCode": "3E054",
169    "EventName": "PM_LD_MISS_L1",
170    "BriefDescription": "Load Missed L1, counted at execution time (can be greater than loads finished). LMQ merges are not included in this count. i.e. if a load instruction misses on an address that is already allocated on the LMQ, this event will not increment for that load). Note that this count is per slice, so if a load spans multiple slices this event will increment multiple times for a single load."
171  },
172  {
173    "EventCode": "301EA",
174    "EventName": "PM_THRESH_EXC_1024",
175    "BriefDescription": "Threshold counter exceeded a value of 1024."
176  },
177  {
178    "EventCode": "300FA",
179    "EventName": "PM_INST_FROM_L3MISS",
180    "BriefDescription": "The processor's instruction cache was reloaded from a source other than the local core's L1, L2, or L3 due to a demand miss."
181  },
182  {
183    "EventCode": "40006",
184    "EventName": "PM_ISSUE_KILL",
185    "BriefDescription": "Cycles in which an instruction or group of instructions were cancelled after being issued. This event increments once per occurrence, regardless of how many instructions are included in the issue group."
186  },
187  {
188    "EventCode": "40116",
189    "EventName": "PM_MRK_LARX_FIN",
190    "BriefDescription": "Marked load and reserve instruction (LARX) finished. LARX and STCX are instructions used to acquire a lock."
191  },
192  {
193    "EventCode": "4C010",
194    "EventName": "PM_DISP_STALL_BR_MPRED_IC_L3MISS",
195    "BriefDescription": "Cycles when dispatch was stalled while the instruction was fetched from sources beyond the local L3 after suffering a mispredicted branch."
196  },
197  {
198    "EventCode": "4D01E",
199    "EventName": "PM_DISP_STALL_BR_MPRED",
200    "BriefDescription": "Cycles when dispatch was stalled for this thread due to a mispredicted branch."
201  },
202  {
203    "EventCode": "4E010",
204    "EventName": "PM_DISP_STALL_IC_L3MISS",
205    "BriefDescription": "Cycles when dispatch was stalled while the instruction was fetched from any source beyond the local L3."
206  },
207  {
208    "EventCode": "4E01A",
209    "EventName": "PM_DISP_STALL_HELD_CYC",
210    "BriefDescription": "Cycles in which the NTC instruction is held at dispatch for any reason."
211  },
212  {
213    "EventCode": "44056",
214    "EventName": "PM_VECTOR_ST_CMPL",
215    "BriefDescription": "Vector store instructions completed."
216  }
217]
218