1e149ca29SPierre-Louis Bossart /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */ 2dd96dacaSLiam Girdwood /* 3dd96dacaSLiam Girdwood * This file is provided under a dual BSD/GPLv2 license. When using or 4dd96dacaSLiam Girdwood * redistributing this file, you may do so under either license. 5dd96dacaSLiam Girdwood * 6dd96dacaSLiam Girdwood * Copyright(c) 2017 Intel Corporation. All rights reserved. 7dd96dacaSLiam Girdwood * 8dd96dacaSLiam Girdwood * Author: Liam Girdwood <liam.r.girdwood@linux.intel.com> 9dd96dacaSLiam Girdwood */ 10dd96dacaSLiam Girdwood 11dd96dacaSLiam Girdwood #ifndef __SOF_INTEL_HDA_H 12dd96dacaSLiam Girdwood #define __SOF_INTEL_HDA_H 13dd96dacaSLiam Girdwood 1451dfed1eSPierre-Louis Bossart #include <linux/soundwire/sdw.h> 1551dfed1eSPierre-Louis Bossart #include <linux/soundwire/sdw_intel.h> 164c414da9SCezary Rojewski #include <sound/compress_driver.h> 17dd96dacaSLiam Girdwood #include <sound/hda_codec.h> 18dd96dacaSLiam Girdwood #include <sound/hdaudio_ext.h> 193dc0d709SPeter Ujfalusi #include "../sof-client-probes.h" 20051744b1SRanjani Sridharan #include "../sof-audio.h" 21dd96dacaSLiam Girdwood #include "shim.h" 22dd96dacaSLiam Girdwood 23dd96dacaSLiam Girdwood /* PCI registers */ 24dd96dacaSLiam Girdwood #define PCI_TCSEL 0x44 25dd96dacaSLiam Girdwood #define PCI_PGCTL PCI_TCSEL 26dd96dacaSLiam Girdwood #define PCI_CGCTL 0x48 27dd96dacaSLiam Girdwood 28dd96dacaSLiam Girdwood /* PCI_PGCTL bits */ 29dd96dacaSLiam Girdwood #define PCI_PGCTL_ADSPPGD BIT(2) 30dd96dacaSLiam Girdwood #define PCI_PGCTL_LSRMD_MASK BIT(4) 31dd96dacaSLiam Girdwood 32dd96dacaSLiam Girdwood /* PCI_CGCTL bits */ 33dd96dacaSLiam Girdwood #define PCI_CGCTL_MISCBDCGE_MASK BIT(6) 34dd96dacaSLiam Girdwood #define PCI_CGCTL_ADSPDCGE BIT(1) 35dd96dacaSLiam Girdwood 36dd96dacaSLiam Girdwood /* Legacy HDA registers and bits used - widths are variable */ 37dd96dacaSLiam Girdwood #define SOF_HDA_GCAP 0x0 38dd96dacaSLiam Girdwood #define SOF_HDA_GCTL 0x8 39dd96dacaSLiam Girdwood /* accept unsol. response enable */ 40dd96dacaSLiam Girdwood #define SOF_HDA_GCTL_UNSOL BIT(8) 41dd96dacaSLiam Girdwood #define SOF_HDA_LLCH 0x14 42dd96dacaSLiam Girdwood #define SOF_HDA_INTCTL 0x20 43dd96dacaSLiam Girdwood #define SOF_HDA_INTSTS 0x24 44dd96dacaSLiam Girdwood #define SOF_HDA_WAKESTS 0x0E 45dd96dacaSLiam Girdwood #define SOF_HDA_WAKESTS_INT_MASK ((1 << 8) - 1) 46dd96dacaSLiam Girdwood #define SOF_HDA_RIRBSTS 0x5d 47dd96dacaSLiam Girdwood 48dd96dacaSLiam Girdwood /* SOF_HDA_GCTL register bist */ 49dd96dacaSLiam Girdwood #define SOF_HDA_GCTL_RESET BIT(0) 50dd96dacaSLiam Girdwood 517c11af9fSBard Liao /* SOF_HDA_INCTL regs */ 52dd96dacaSLiam Girdwood #define SOF_HDA_INT_GLOBAL_EN BIT(31) 53dd96dacaSLiam Girdwood #define SOF_HDA_INT_CTRL_EN BIT(30) 54dd96dacaSLiam Girdwood #define SOF_HDA_INT_ALL_STREAM 0xff 55dd96dacaSLiam Girdwood 567c11af9fSBard Liao /* SOF_HDA_INTSTS regs */ 577c11af9fSBard Liao #define SOF_HDA_INTSTS_GIS BIT(31) 587c11af9fSBard Liao 59dd96dacaSLiam Girdwood #define SOF_HDA_MAX_CAPS 10 60dd96dacaSLiam Girdwood #define SOF_HDA_CAP_ID_OFF 16 61dd96dacaSLiam Girdwood #define SOF_HDA_CAP_ID_MASK GENMASK(SOF_HDA_CAP_ID_OFF + 11,\ 62dd96dacaSLiam Girdwood SOF_HDA_CAP_ID_OFF) 63dd96dacaSLiam Girdwood #define SOF_HDA_CAP_NEXT_MASK 0xFFFF 64dd96dacaSLiam Girdwood 65dd96dacaSLiam Girdwood #define SOF_HDA_GTS_CAP_ID 0x1 66dd96dacaSLiam Girdwood #define SOF_HDA_ML_CAP_ID 0x2 67dd96dacaSLiam Girdwood 68dd96dacaSLiam Girdwood #define SOF_HDA_PP_CAP_ID 0x3 69dd96dacaSLiam Girdwood #define SOF_HDA_REG_PP_PPCH 0x10 70dd96dacaSLiam Girdwood #define SOF_HDA_REG_PP_PPCTL 0x04 71f1fd9d0eSKai Vehmanen #define SOF_HDA_REG_PP_PPSTS 0x08 72dd96dacaSLiam Girdwood #define SOF_HDA_PPCTL_PIE BIT(31) 73dd96dacaSLiam Girdwood #define SOF_HDA_PPCTL_GPROCEN BIT(30) 74dd96dacaSLiam Girdwood 7562f8f766SKeyon Jie /*Vendor Specific Registers*/ 7662f8f766SKeyon Jie #define SOF_HDA_VS_D0I3C 0x104A 7762f8f766SKeyon Jie 7862f8f766SKeyon Jie /* D0I3C Register fields */ 7962f8f766SKeyon Jie #define SOF_HDA_VS_D0I3C_CIP BIT(0) /* Command-In-Progress */ 8062f8f766SKeyon Jie #define SOF_HDA_VS_D0I3C_I3 BIT(2) /* D0i3 enable bit */ 8162f8f766SKeyon Jie 82dd96dacaSLiam Girdwood /* DPIB entry size: 8 Bytes = 2 DWords */ 83dd96dacaSLiam Girdwood #define SOF_HDA_DPIB_ENTRY_SIZE 0x8 84dd96dacaSLiam Girdwood 85dd96dacaSLiam Girdwood #define SOF_HDA_SPIB_CAP_ID 0x4 86dd96dacaSLiam Girdwood #define SOF_HDA_DRSM_CAP_ID 0x5 87dd96dacaSLiam Girdwood 88dd96dacaSLiam Girdwood #define SOF_HDA_SPIB_BASE 0x08 89dd96dacaSLiam Girdwood #define SOF_HDA_SPIB_INTERVAL 0x08 90dd96dacaSLiam Girdwood #define SOF_HDA_SPIB_SPIB 0x00 91dd96dacaSLiam Girdwood #define SOF_HDA_SPIB_MAXFIFO 0x04 92dd96dacaSLiam Girdwood 93dd96dacaSLiam Girdwood #define SOF_HDA_PPHC_BASE 0x10 94dd96dacaSLiam Girdwood #define SOF_HDA_PPHC_INTERVAL 0x10 95dd96dacaSLiam Girdwood 96dd96dacaSLiam Girdwood #define SOF_HDA_PPLC_BASE 0x10 97dd96dacaSLiam Girdwood #define SOF_HDA_PPLC_MULTI 0x10 98dd96dacaSLiam Girdwood #define SOF_HDA_PPLC_INTERVAL 0x10 99dd96dacaSLiam Girdwood 100dd96dacaSLiam Girdwood #define SOF_HDA_DRSM_BASE 0x08 101dd96dacaSLiam Girdwood #define SOF_HDA_DRSM_INTERVAL 0x08 102dd96dacaSLiam Girdwood 103dd96dacaSLiam Girdwood /* Descriptor error interrupt */ 104dd96dacaSLiam Girdwood #define SOF_HDA_CL_DMA_SD_INT_DESC_ERR 0x10 105dd96dacaSLiam Girdwood 106dd96dacaSLiam Girdwood /* FIFO error interrupt */ 107dd96dacaSLiam Girdwood #define SOF_HDA_CL_DMA_SD_INT_FIFO_ERR 0x08 108dd96dacaSLiam Girdwood 109dd96dacaSLiam Girdwood /* Buffer completion interrupt */ 110dd96dacaSLiam Girdwood #define SOF_HDA_CL_DMA_SD_INT_COMPLETE 0x04 111dd96dacaSLiam Girdwood 112dd96dacaSLiam Girdwood #define SOF_HDA_CL_DMA_SD_INT_MASK \ 113dd96dacaSLiam Girdwood (SOF_HDA_CL_DMA_SD_INT_DESC_ERR | \ 114dd96dacaSLiam Girdwood SOF_HDA_CL_DMA_SD_INT_FIFO_ERR | \ 115dd96dacaSLiam Girdwood SOF_HDA_CL_DMA_SD_INT_COMPLETE) 116dd96dacaSLiam Girdwood #define SOF_HDA_SD_CTL_DMA_START 0x02 /* Stream DMA start bit */ 117dd96dacaSLiam Girdwood 118dd96dacaSLiam Girdwood /* Intel HD Audio Code Loader DMA Registers */ 119dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_LOADER_BASE 0x80 120dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_DPLBASE 0x70 121dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_DPUBASE 0x74 122dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_DPLBASE_ENABLE 0x01 123dd96dacaSLiam Girdwood 124dd96dacaSLiam Girdwood /* Stream Registers */ 12538bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_CTL 0x00 12638bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_STS 0x03 12738bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_LPIB 0x04 12838bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_CBL 0x08 12938bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_LVI 0x0C 13038bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_FIFOW 0x0E 13138bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_FIFOSIZE 0x10 13238bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_FORMAT 0x12 13338bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_FIFOL 0x14 13438bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_BDLPL 0x18 13538bf0780SPierre-Louis Bossart #define SOF_HDA_ADSP_REG_SD_BDLPU 0x1C 136dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_SD_ENTRY_SIZE 0x20 137dd96dacaSLiam Girdwood 138dd96dacaSLiam Girdwood /* CL: Software Position Based FIFO Capability Registers */ 139dd96dacaSLiam Girdwood #define SOF_DSP_REG_CL_SPBFIFO \ 140dd96dacaSLiam Girdwood (SOF_HDA_ADSP_LOADER_BASE + 0x20) 141dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCH 0x0 142dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCCTL 0x4 143dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPIB 0x8 144dd96dacaSLiam Girdwood #define SOF_HDA_ADSP_REG_CL_SPBFIFO_MAXFIFOS 0xc 145dd96dacaSLiam Girdwood 146dd96dacaSLiam Girdwood /* Stream Number */ 147dd96dacaSLiam Girdwood #define SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT 20 148dd96dacaSLiam Girdwood #define SOF_HDA_CL_SD_CTL_STREAM_TAG_MASK \ 149dd96dacaSLiam Girdwood GENMASK(SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT + 3,\ 150dd96dacaSLiam Girdwood SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT) 151dd96dacaSLiam Girdwood 152dd96dacaSLiam Girdwood #define HDA_DSP_HDA_BAR 0 153dd96dacaSLiam Girdwood #define HDA_DSP_PP_BAR 1 154dd96dacaSLiam Girdwood #define HDA_DSP_SPIB_BAR 2 155dd96dacaSLiam Girdwood #define HDA_DSP_DRSM_BAR 3 156dd96dacaSLiam Girdwood #define HDA_DSP_BAR 4 157dd96dacaSLiam Girdwood 158dd96dacaSLiam Girdwood #define SRAM_WINDOW_OFFSET(x) (0x80000 + (x) * 0x20000) 159dd96dacaSLiam Girdwood 160dd96dacaSLiam Girdwood #define HDA_DSP_MBOX_OFFSET SRAM_WINDOW_OFFSET(0) 161dd96dacaSLiam Girdwood 162dd96dacaSLiam Girdwood #define HDA_DSP_PANIC_OFFSET(x) \ 163dd96dacaSLiam Girdwood (((x) & 0xFFFFFF) + HDA_DSP_MBOX_OFFSET) 164dd96dacaSLiam Girdwood 165dd96dacaSLiam Girdwood /* SRAM window 0 FW "registers" */ 166dd96dacaSLiam Girdwood #define HDA_DSP_SRAM_REG_ROM_STATUS (HDA_DSP_MBOX_OFFSET + 0x0) 167dd96dacaSLiam Girdwood #define HDA_DSP_SRAM_REG_ROM_ERROR (HDA_DSP_MBOX_OFFSET + 0x4) 168dd96dacaSLiam Girdwood /* FW and ROM share offset 4 */ 169dd96dacaSLiam Girdwood #define HDA_DSP_SRAM_REG_FW_STATUS (HDA_DSP_MBOX_OFFSET + 0x4) 170dd96dacaSLiam Girdwood #define HDA_DSP_SRAM_REG_FW_TRACEP (HDA_DSP_MBOX_OFFSET + 0x8) 171dd96dacaSLiam Girdwood #define HDA_DSP_SRAM_REG_FW_END (HDA_DSP_MBOX_OFFSET + 0xc) 172dd96dacaSLiam Girdwood 173dd96dacaSLiam Girdwood #define HDA_DSP_MBOX_UPLINK_OFFSET 0x81000 174dd96dacaSLiam Girdwood 175dd96dacaSLiam Girdwood #define HDA_DSP_STREAM_RESET_TIMEOUT 300 1767bcaf0f2SZhu Yingjiang /* 1777bcaf0f2SZhu Yingjiang * Timeout in us, for setting the stream RUN bit, during 1787bcaf0f2SZhu Yingjiang * start/stop the stream. The timeout expires if new RUN bit 1797bcaf0f2SZhu Yingjiang * value cannot be read back within the specified time. 1807bcaf0f2SZhu Yingjiang */ 1817bcaf0f2SZhu Yingjiang #define HDA_DSP_STREAM_RUN_TIMEOUT 300 182dd96dacaSLiam Girdwood 183dd96dacaSLiam Girdwood #define HDA_DSP_SPIB_ENABLE 1 184dd96dacaSLiam Girdwood #define HDA_DSP_SPIB_DISABLE 0 185dd96dacaSLiam Girdwood 186dd96dacaSLiam Girdwood #define SOF_HDA_MAX_BUFFER_SIZE (32 * PAGE_SIZE) 187dd96dacaSLiam Girdwood 188dd96dacaSLiam Girdwood #define HDA_DSP_STACK_DUMP_SIZE 32 189dd96dacaSLiam Girdwood 19015d8370cSPeter Ujfalusi /* ROM/FW status register */ 19115d8370cSPeter Ujfalusi #define FSR_STATE_MASK GENMASK(23, 0) 19215d8370cSPeter Ujfalusi #define FSR_WAIT_STATE_MASK GENMASK(27, 24) 19315d8370cSPeter Ujfalusi #define FSR_MODULE_MASK GENMASK(30, 28) 19415d8370cSPeter Ujfalusi #define FSR_HALTED BIT(31) 19515d8370cSPeter Ujfalusi #define FSR_TO_STATE_CODE(x) ((x) & FSR_STATE_MASK) 19615d8370cSPeter Ujfalusi #define FSR_TO_WAIT_STATE_CODE(x) (((x) & FSR_WAIT_STATE_MASK) >> 24) 19715d8370cSPeter Ujfalusi #define FSR_TO_MODULE_CODE(x) (((x) & FSR_MODULE_MASK) >> 28) 19815d8370cSPeter Ujfalusi 19915d8370cSPeter Ujfalusi /* Wait states */ 20015d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_IPC_BUSY 0x1 20115d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_IPC_DONE 0x2 20215d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_CACHE_INVALIDATION 0x3 20315d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_LP_SRAM_OFF 0x4 20415d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_DMA_BUFFER_FULL 0x5 20515d8370cSPeter Ujfalusi #define FSR_WAIT_FOR_CSE_CSR 0x6 20615d8370cSPeter Ujfalusi 20715d8370cSPeter Ujfalusi /* Module codes */ 20815d8370cSPeter Ujfalusi #define FSR_MOD_ROM 0x0 20915d8370cSPeter Ujfalusi #define FSR_MOD_ROM_BYP 0x1 21015d8370cSPeter Ujfalusi #define FSR_MOD_BASE_FW 0x2 21115d8370cSPeter Ujfalusi #define FSR_MOD_LP_BOOT 0x3 21215d8370cSPeter Ujfalusi #define FSR_MOD_BRNGUP 0x4 21315d8370cSPeter Ujfalusi #define FSR_MOD_ROM_EXT 0x5 21415d8370cSPeter Ujfalusi 21515d8370cSPeter Ujfalusi /* State codes (module dependent) */ 21615d8370cSPeter Ujfalusi /* Module independent states */ 21715d8370cSPeter Ujfalusi #define FSR_STATE_INIT 0x0 21815d8370cSPeter Ujfalusi #define FSR_STATE_INIT_DONE 0x1 21915d8370cSPeter Ujfalusi #define FSR_STATE_FW_ENTERED 0x5 22015d8370cSPeter Ujfalusi 22115d8370cSPeter Ujfalusi /* ROM states */ 22215d8370cSPeter Ujfalusi #define FSR_STATE_ROM_INIT FSR_STATE_INIT 22315d8370cSPeter Ujfalusi #define FSR_STATE_ROM_INIT_DONE FSR_STATE_INIT_DONE 22415d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_MANIFEST_LOADED 0x2 22515d8370cSPeter Ujfalusi #define FSR_STATE_ROM_FW_MANIFEST_LOADED 0x3 22615d8370cSPeter Ujfalusi #define FSR_STATE_ROM_FW_FW_LOADED 0x4 22715d8370cSPeter Ujfalusi #define FSR_STATE_ROM_FW_ENTERED FSR_STATE_FW_ENTERED 22815d8370cSPeter Ujfalusi #define FSR_STATE_ROM_VERIFY_FEATURE_MASK 0x6 22915d8370cSPeter Ujfalusi #define FSR_STATE_ROM_GET_LOAD_OFFSET 0x7 23015d8370cSPeter Ujfalusi #define FSR_STATE_ROM_FETCH_ROM_EXT 0x8 23115d8370cSPeter Ujfalusi #define FSR_STATE_ROM_FETCH_ROM_EXT_DONE 0x9 232c712be34SPierre-Louis Bossart #define FSR_STATE_ROM_BASEFW_ENTERED 0xf /* SKL */ 23315d8370cSPeter Ujfalusi 23415d8370cSPeter Ujfalusi /* (ROM) CSE states */ 23515d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IMR_REQUEST 0x10 23615d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IMR_GRANTED 0x11 23715d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_VALIDATE_IMAGE_REQUEST 0x12 23815d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IMAGE_VALIDATED 0x13 23915d8370cSPeter Ujfalusi 24015d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IPC_IFACE_INIT 0x20 24115d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IPC_RESET_PHASE_1 0x21 24215d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IPC_OPERATIONAL_ENTRY 0x22 24315d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IPC_OPERATIONAL 0x23 24415d8370cSPeter Ujfalusi #define FSR_STATE_ROM_CSE_IPC_DOWN 0x24 24515d8370cSPeter Ujfalusi 24615d8370cSPeter Ujfalusi /* BRINGUP (or BRNGUP) states */ 24715d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_INIT FSR_STATE_INIT 24815d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_INIT_DONE FSR_STATE_INIT_DONE 24915d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_HPSRAM_LOAD 0x2 25015d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_UNPACK_START 0X3 25115d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_IMR_RESTORE 0x4 25215d8370cSPeter Ujfalusi #define FSR_STATE_BRINGUP_FW_ENTERED FSR_STATE_FW_ENTERED 25315d8370cSPeter Ujfalusi 254dd96dacaSLiam Girdwood /* ROM status/error values */ 255dd96dacaSLiam Girdwood #define HDA_DSP_ROM_CSE_ERROR 40 256dd96dacaSLiam Girdwood #define HDA_DSP_ROM_CSE_WRONG_RESPONSE 41 257dd96dacaSLiam Girdwood #define HDA_DSP_ROM_IMR_TO_SMALL 42 258dd96dacaSLiam Girdwood #define HDA_DSP_ROM_BASE_FW_NOT_FOUND 43 259dd96dacaSLiam Girdwood #define HDA_DSP_ROM_CSE_VALIDATION_FAILED 44 260dd96dacaSLiam Girdwood #define HDA_DSP_ROM_IPC_FATAL_ERROR 45 261dd96dacaSLiam Girdwood #define HDA_DSP_ROM_L2_CACHE_ERROR 46 262dd96dacaSLiam Girdwood #define HDA_DSP_ROM_LOAD_OFFSET_TO_SMALL 47 263dd96dacaSLiam Girdwood #define HDA_DSP_ROM_API_PTR_INVALID 50 264dd96dacaSLiam Girdwood #define HDA_DSP_ROM_BASEFW_INCOMPAT 51 265dd96dacaSLiam Girdwood #define HDA_DSP_ROM_UNHANDLED_INTERRUPT 0xBEE00000 266dd96dacaSLiam Girdwood #define HDA_DSP_ROM_MEMORY_HOLE_ECC 0xECC00000 267dd96dacaSLiam Girdwood #define HDA_DSP_ROM_KERNEL_EXCEPTION 0xCAFE0000 268dd96dacaSLiam Girdwood #define HDA_DSP_ROM_USER_EXCEPTION 0xBEEF0000 269dd96dacaSLiam Girdwood #define HDA_DSP_ROM_UNEXPECTED_RESET 0xDECAF000 270dd96dacaSLiam Girdwood #define HDA_DSP_ROM_NULL_FW_ENTRY 0x4c4c4e55 2712a68ff84SPeter Ujfalusi 2722a68ff84SPeter Ujfalusi #define HDA_DSP_ROM_IPC_CONTROL 0x01000000 2732a68ff84SPeter Ujfalusi #define HDA_DSP_ROM_IPC_PURGE_FW 0x00004000 274dd96dacaSLiam Girdwood 275dd96dacaSLiam Girdwood /* various timeout values */ 276dd96dacaSLiam Girdwood #define HDA_DSP_PU_TIMEOUT 50 277dd96dacaSLiam Girdwood #define HDA_DSP_PD_TIMEOUT 50 278dd96dacaSLiam Girdwood #define HDA_DSP_RESET_TIMEOUT_US 50000 279dd96dacaSLiam Girdwood #define HDA_DSP_BASEFW_TIMEOUT_US 3000000 280dd96dacaSLiam Girdwood #define HDA_DSP_INIT_TIMEOUT_US 500000 281dd96dacaSLiam Girdwood #define HDA_DSP_CTRL_RESET_TIMEOUT 100 282dd96dacaSLiam Girdwood #define HDA_DSP_WAIT_TIMEOUT 500 /* 500 msec */ 283dd96dacaSLiam Girdwood #define HDA_DSP_REG_POLL_INTERVAL_US 500 /* 0.5 msec */ 28492f4beb7SKeyon Jie #define HDA_DSP_REG_POLL_RETRY_COUNT 50 285dd96dacaSLiam Girdwood 2869d201b69SPierre-Louis Bossart #define HDA_DSP_ADSPIC_IPC BIT(0) 2879d201b69SPierre-Louis Bossart #define HDA_DSP_ADSPIS_IPC BIT(0) 288dd96dacaSLiam Girdwood 289dd96dacaSLiam Girdwood /* Intel HD Audio General DSP Registers */ 290dd96dacaSLiam Girdwood #define HDA_DSP_GEN_BASE 0x0 291dd96dacaSLiam Girdwood #define HDA_DSP_REG_ADSPCS (HDA_DSP_GEN_BASE + 0x04) 292dd96dacaSLiam Girdwood #define HDA_DSP_REG_ADSPIC (HDA_DSP_GEN_BASE + 0x08) 293dd96dacaSLiam Girdwood #define HDA_DSP_REG_ADSPIS (HDA_DSP_GEN_BASE + 0x0C) 294dd96dacaSLiam Girdwood #define HDA_DSP_REG_ADSPIC2 (HDA_DSP_GEN_BASE + 0x10) 295dd96dacaSLiam Girdwood #define HDA_DSP_REG_ADSPIS2 (HDA_DSP_GEN_BASE + 0x14) 296dd96dacaSLiam Girdwood 297722ba5f1SBard Liao #define HDA_DSP_REG_ADSPIS2_SNDW BIT(5) 298722ba5f1SBard Liao 299dd96dacaSLiam Girdwood /* Intel HD Audio Inter-Processor Communication Registers */ 300dd96dacaSLiam Girdwood #define HDA_DSP_IPC_BASE 0x40 301dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCT (HDA_DSP_IPC_BASE + 0x00) 302dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCTE (HDA_DSP_IPC_BASE + 0x04) 303dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCI (HDA_DSP_IPC_BASE + 0x08) 304dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCIE (HDA_DSP_IPC_BASE + 0x0C) 305dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCCTL (HDA_DSP_IPC_BASE + 0x10) 306dd96dacaSLiam Girdwood 30743b2ab90SRanjani Sridharan /* Intel Vendor Specific Registers */ 30843b2ab90SRanjani Sridharan #define HDA_VS_INTEL_EM2 0x1030 30943b2ab90SRanjani Sridharan #define HDA_VS_INTEL_EM2_L1SEN BIT(13) 310*847fd278SPierre-Louis Bossart #define HDA_VS_INTEL_LTRP 0x1048 311aca961f1SRanjani Sridharan #define HDA_VS_INTEL_LTRP_GB_MASK 0x3F 31243b2ab90SRanjani Sridharan 313dd96dacaSLiam Girdwood /* HIPCI */ 314dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCI_BUSY BIT(31) 315dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCI_MSG_MASK 0x7FFFFFFF 316dd96dacaSLiam Girdwood 317dd96dacaSLiam Girdwood /* HIPCIE */ 318dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCIE_DONE BIT(30) 319dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCIE_MSG_MASK 0x3FFFFFFF 320dd96dacaSLiam Girdwood 321dd96dacaSLiam Girdwood /* HIPCCTL */ 322dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCCTL_DONE BIT(1) 323dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCCTL_BUSY BIT(0) 324dd96dacaSLiam Girdwood 325dd96dacaSLiam Girdwood /* HIPCT */ 326dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCT_BUSY BIT(31) 327dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCT_MSG_MASK 0x7FFFFFFF 328dd96dacaSLiam Girdwood 329dd96dacaSLiam Girdwood /* HIPCTE */ 330dd96dacaSLiam Girdwood #define HDA_DSP_REG_HIPCTE_MSG_MASK 0x3FFFFFFF 331dd96dacaSLiam Girdwood 3329d201b69SPierre-Louis Bossart #define HDA_DSP_ADSPIC_CL_DMA BIT(1) 3339d201b69SPierre-Louis Bossart #define HDA_DSP_ADSPIS_CL_DMA BIT(1) 334dd96dacaSLiam Girdwood 335dd96dacaSLiam Girdwood /* Delay before scheduling D0i3 entry */ 336dd96dacaSLiam Girdwood #define BXT_D0I3_DELAY 5000 337dd96dacaSLiam Girdwood 338dd96dacaSLiam Girdwood #define FW_CL_STREAM_NUMBER 0x1 339776100a4SPierre-Louis Bossart #define HDA_FW_BOOT_ATTEMPTS 3 340dd96dacaSLiam Girdwood 341dd96dacaSLiam Girdwood /* ADSPCS - Audio DSP Control & Status */ 342dd96dacaSLiam Girdwood 343dd96dacaSLiam Girdwood /* 344dd96dacaSLiam Girdwood * Core Reset - asserted high 345dd96dacaSLiam Girdwood * CRST Mask for a given core mask pattern, cm 346dd96dacaSLiam Girdwood */ 347dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CRST_SHIFT 0 348dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CRST_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CRST_SHIFT) 349dd96dacaSLiam Girdwood 350dd96dacaSLiam Girdwood /* 351dd96dacaSLiam Girdwood * Core run/stall - when set to '1' core is stalled 352dd96dacaSLiam Girdwood * CSTALL Mask for a given core mask pattern, cm 353dd96dacaSLiam Girdwood */ 354dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CSTALL_SHIFT 8 355dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CSTALL_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CSTALL_SHIFT) 356dd96dacaSLiam Girdwood 357dd96dacaSLiam Girdwood /* 358dd96dacaSLiam Girdwood * Set Power Active - when set to '1' turn cores on 359dd96dacaSLiam Girdwood * SPA Mask for a given core mask pattern, cm 360dd96dacaSLiam Girdwood */ 361dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_SPA_SHIFT 16 362dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_SPA_MASK(cm) ((cm) << HDA_DSP_ADSPCS_SPA_SHIFT) 363dd96dacaSLiam Girdwood 364dd96dacaSLiam Girdwood /* 365dd96dacaSLiam Girdwood * Current Power Active - power status of cores, set by hardware 366dd96dacaSLiam Girdwood * CPA Mask for a given core mask pattern, cm 367dd96dacaSLiam Girdwood */ 368dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CPA_SHIFT 24 369dd96dacaSLiam Girdwood #define HDA_DSP_ADSPCS_CPA_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CPA_SHIFT) 370dd96dacaSLiam Girdwood 371dd96dacaSLiam Girdwood /* 372dd96dacaSLiam Girdwood * Mask for a given number of cores 373dd96dacaSLiam Girdwood * nc = number of supported cores 374dd96dacaSLiam Girdwood */ 375dd96dacaSLiam Girdwood #define SOF_DSP_CORES_MASK(nc) GENMASK(((nc) - 1), 0) 376dd96dacaSLiam Girdwood 377dd96dacaSLiam Girdwood /* Intel HD Audio Inter-Processor Communication Registers for Cannonlake*/ 378dd96dacaSLiam Girdwood #define CNL_DSP_IPC_BASE 0xc0 379dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDR (CNL_DSP_IPC_BASE + 0x00) 380dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDA (CNL_DSP_IPC_BASE + 0x04) 381dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDD (CNL_DSP_IPC_BASE + 0x08) 382dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDR (CNL_DSP_IPC_BASE + 0x10) 383dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDA (CNL_DSP_IPC_BASE + 0x14) 3840267de58SKeyon Jie #define CNL_DSP_REG_HIPCIDD (CNL_DSP_IPC_BASE + 0x18) 385dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCCTL (CNL_DSP_IPC_BASE + 0x28) 386dd96dacaSLiam Girdwood 387dd96dacaSLiam Girdwood /* HIPCI */ 388dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDR_BUSY BIT(31) 389dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDR_MSG_MASK 0x7FFFFFFF 390dd96dacaSLiam Girdwood 391dd96dacaSLiam Girdwood /* HIPCIE */ 392dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDA_DONE BIT(31) 393dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCIDA_MSG_MASK 0x7FFFFFFF 394dd96dacaSLiam Girdwood 395dd96dacaSLiam Girdwood /* HIPCCTL */ 396dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCCTL_DONE BIT(1) 397dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCCTL_BUSY BIT(0) 398dd96dacaSLiam Girdwood 399dd96dacaSLiam Girdwood /* HIPCT */ 400dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDR_BUSY BIT(31) 401dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDR_MSG_MASK 0x7FFFFFFF 402dd96dacaSLiam Girdwood 403dd96dacaSLiam Girdwood /* HIPCTDA */ 404dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDA_DONE BIT(31) 405dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDA_MSG_MASK 0x7FFFFFFF 406dd96dacaSLiam Girdwood 407dd96dacaSLiam Girdwood /* HIPCTDD */ 408dd96dacaSLiam Girdwood #define CNL_DSP_REG_HIPCTDD_MSG_MASK 0x7FFFFFFF 409dd96dacaSLiam Girdwood 410dd96dacaSLiam Girdwood /* BDL */ 411dd96dacaSLiam Girdwood #define HDA_DSP_BDL_SIZE 4096 412dd96dacaSLiam Girdwood #define HDA_DSP_MAX_BDL_ENTRIES \ 413dd96dacaSLiam Girdwood (HDA_DSP_BDL_SIZE / sizeof(struct sof_intel_dsp_bdl)) 414dd96dacaSLiam Girdwood 415dd96dacaSLiam Girdwood /* Number of DAIs */ 416dd96dacaSLiam Girdwood #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) 417a6947c9dSCezary Rojewski #define SOF_SKL_NUM_DAIS 15 418dd96dacaSLiam Girdwood #else 419dd96dacaSLiam Girdwood #define SOF_SKL_NUM_DAIS 8 420dd96dacaSLiam Girdwood #endif 421dd96dacaSLiam Girdwood 422dd96dacaSLiam Girdwood /* Intel HD Audio SRAM Window 0*/ 423e2379d4aSPierre-Louis Bossart #define HDA_DSP_SRAM_REG_ROM_STATUS_SKL 0x8000 424dd96dacaSLiam Girdwood #define HDA_ADSP_SRAM0_BASE_SKL 0x8000 425dd96dacaSLiam Girdwood 426dd96dacaSLiam Girdwood /* Firmware status window */ 427dd96dacaSLiam Girdwood #define HDA_ADSP_FW_STATUS_SKL HDA_ADSP_SRAM0_BASE_SKL 428dd96dacaSLiam Girdwood #define HDA_ADSP_ERROR_CODE_SKL (HDA_ADSP_FW_STATUS_SKL + 0x4) 429dd96dacaSLiam Girdwood 430df7e0de5SZhu Yingjiang /* Host Device Memory Space */ 431df7e0de5SZhu Yingjiang #define APL_SSP_BASE_OFFSET 0x2000 432df7e0de5SZhu Yingjiang #define CNL_SSP_BASE_OFFSET 0x10000 433df7e0de5SZhu Yingjiang 434df7e0de5SZhu Yingjiang /* Host Device Memory Size of a Single SSP */ 435df7e0de5SZhu Yingjiang #define SSP_DEV_MEM_SIZE 0x1000 436df7e0de5SZhu Yingjiang 437b095fe47SZhu Yingjiang /* SSP Count of the Platform */ 438b095fe47SZhu Yingjiang #define APL_SSP_COUNT 6 439b095fe47SZhu Yingjiang #define CNL_SSP_COUNT 3 440ec836daaSZhu Yingjiang #define ICL_SSP_COUNT 6 4419ccbc2e1SPierre-Louis Bossart #define TGL_SSP_COUNT 3 4429ccbc2e1SPierre-Louis Bossart #define MTL_SSP_COUNT 3 443b095fe47SZhu Yingjiang 44474ed4097SZhu Yingjiang /* SSP Registers */ 44574ed4097SZhu Yingjiang #define SSP_SSC1_OFFSET 0x4 446bd586a02SPierre-Louis Bossart #define SSP_SET_SCLK_CONSUMER BIT(25) 447bd586a02SPierre-Louis Bossart #define SSP_SET_SFRM_CONSUMER BIT(24) 448bd586a02SPierre-Louis Bossart #define SSP_SET_CBP_CFP (SSP_SET_SCLK_CONSUMER | SSP_SET_SFRM_CONSUMER) 44974ed4097SZhu Yingjiang 450c99fafdfSKai Vehmanen #define HDA_IDISP_ADDR 2 451c99fafdfSKai Vehmanen #define HDA_IDISP_CODEC(x) ((x) & BIT(HDA_IDISP_ADDR)) 452dd96dacaSLiam Girdwood 453dd96dacaSLiam Girdwood struct sof_intel_dsp_bdl { 454dd96dacaSLiam Girdwood __le32 addr_l; 455dd96dacaSLiam Girdwood __le32 addr_h; 456dd96dacaSLiam Girdwood __le32 size; 457dd96dacaSLiam Girdwood __le32 ioc; 458dd96dacaSLiam Girdwood } __attribute((packed)); 459dd96dacaSLiam Girdwood 460dd96dacaSLiam Girdwood #define SOF_HDA_PLAYBACK_STREAMS 16 461dd96dacaSLiam Girdwood #define SOF_HDA_CAPTURE_STREAMS 16 462dd96dacaSLiam Girdwood #define SOF_HDA_PLAYBACK 0 463dd96dacaSLiam Girdwood #define SOF_HDA_CAPTURE 1 464dd96dacaSLiam Girdwood 46589a400bdSRanjani Sridharan /* stream flags */ 46689a400bdSRanjani Sridharan #define SOF_HDA_STREAM_DMI_L1_COMPATIBLE 1 46789a400bdSRanjani Sridharan 46863e51fd3SRanjani Sridharan /* 46963e51fd3SRanjani Sridharan * Time in ms for opportunistic D0I3 entry delay. 47063e51fd3SRanjani Sridharan * This has been deliberately chosen to be long to avoid race conditions. 47163e51fd3SRanjani Sridharan * Could be optimized in future. 47263e51fd3SRanjani Sridharan */ 47363e51fd3SRanjani Sridharan #define SOF_HDA_D0I3_WORK_DELAY_MS 5000 47463e51fd3SRanjani Sridharan 47561e285caSRanjani Sridharan /* HDA DSP D0 substate */ 47661e285caSRanjani Sridharan enum sof_hda_D0_substate { 47761e285caSRanjani Sridharan SOF_HDA_DSP_PM_D0I0, /* default D0 substate */ 47861e285caSRanjani Sridharan SOF_HDA_DSP_PM_D0I3, /* low power D0 substate */ 47961e285caSRanjani Sridharan }; 48061e285caSRanjani Sridharan 481dd96dacaSLiam Girdwood /* represents DSP HDA controller frontend - i.e. host facing control */ 482dd96dacaSLiam Girdwood struct sof_intel_hda_dev { 4832a68ff84SPeter Ujfalusi bool imrboot_supported; 48457724db1SPeter Ujfalusi bool skip_imr_boot; 4855d5d915bSPeter Ujfalusi bool booted_from_imr; 4862a68ff84SPeter Ujfalusi 487776100a4SPierre-Louis Bossart int boot_iteration; 488dd96dacaSLiam Girdwood 489dd96dacaSLiam Girdwood struct hda_bus hbus; 490dd96dacaSLiam Girdwood 491dd96dacaSLiam Girdwood /* hw config */ 492dd96dacaSLiam Girdwood const struct sof_intel_dsp_desc *desc; 493dd96dacaSLiam Girdwood 494dd96dacaSLiam Girdwood /* trace */ 495dd96dacaSLiam Girdwood struct hdac_ext_stream *dtrace_stream; 496dd96dacaSLiam Girdwood 497dd96dacaSLiam Girdwood /* if position update IPC needed */ 498dd96dacaSLiam Girdwood u32 no_ipc_position; 499dd96dacaSLiam Girdwood 500e8e55dbeSKeyon Jie /* the maximum number of streams (playback + capture) supported */ 501e8e55dbeSKeyon Jie u32 stream_max; 502e8e55dbeSKeyon Jie 50316299326SKeyon Jie /* PM related */ 50416299326SKeyon Jie bool l1_support_changed;/* during suspend, is L1SEN changed or not */ 50516299326SKeyon Jie 506dd96dacaSLiam Girdwood /* DMIC device */ 507dd96dacaSLiam Girdwood struct platform_device *dmic_dev; 50863e51fd3SRanjani Sridharan 50963e51fd3SRanjani Sridharan /* delayed work to enter D0I3 opportunistically */ 51063e51fd3SRanjani Sridharan struct delayed_work d0i3_work; 51151dfed1eSPierre-Louis Bossart 51251dfed1eSPierre-Louis Bossart /* ACPI information stored between scan and probe steps */ 51351dfed1eSPierre-Louis Bossart struct sdw_intel_acpi_info info; 51451dfed1eSPierre-Louis Bossart 51551dfed1eSPierre-Louis Bossart /* sdw context allocated by SoundWire driver */ 51651dfed1eSPierre-Louis Bossart struct sdw_intel_ctx *sdw; 517edbaaadaSFred Oh 518edbaaadaSFred Oh /* FW clock config, 0:HPRO, 1:LPRO */ 519edbaaadaSFred Oh bool clk_config_lpro; 52095fa7a62SPierre-Louis Bossart 521c712be34SPierre-Louis Bossart wait_queue_head_t waitq; 522c712be34SPierre-Louis Bossart bool code_loading; 523c712be34SPierre-Louis Bossart 52495fa7a62SPierre-Louis Bossart /* Intel NHLT information */ 52595fa7a62SPierre-Louis Bossart struct nhlt_acpi_table *nhlt; 526483e4cdfSPeter Ujfalusi 527483e4cdfSPeter Ujfalusi /* 528483e4cdfSPeter Ujfalusi * Pointing to the IPC message if immediate sending was not possible 529483e4cdfSPeter Ujfalusi * because the downlink communication channel was BUSY at the time. 530483e4cdfSPeter Ujfalusi * The message will be re-tried when the channel becomes free (the ACK 531483e4cdfSPeter Ujfalusi * is received from the DSP for the previous message) 532483e4cdfSPeter Ujfalusi */ 533483e4cdfSPeter Ujfalusi struct snd_sof_ipc_msg *delayed_ipc_tx_msg; 534dd96dacaSLiam Girdwood }; 535dd96dacaSLiam Girdwood 536dd96dacaSLiam Girdwood static inline struct hdac_bus *sof_to_bus(struct snd_sof_dev *s) 537dd96dacaSLiam Girdwood { 538dd96dacaSLiam Girdwood struct sof_intel_hda_dev *hda = s->pdata->hw_pdata; 539dd96dacaSLiam Girdwood 540dd96dacaSLiam Girdwood return &hda->hbus.core; 541dd96dacaSLiam Girdwood } 542dd96dacaSLiam Girdwood 543dd96dacaSLiam Girdwood static inline struct hda_bus *sof_to_hbus(struct snd_sof_dev *s) 544dd96dacaSLiam Girdwood { 545dd96dacaSLiam Girdwood struct sof_intel_hda_dev *hda = s->pdata->hw_pdata; 546dd96dacaSLiam Girdwood 547dd96dacaSLiam Girdwood return &hda->hbus; 548dd96dacaSLiam Girdwood } 549dd96dacaSLiam Girdwood 550dd96dacaSLiam Girdwood struct sof_intel_hda_stream { 5517623ae79SRanjani Sridharan struct snd_sof_dev *sdev; 5527d88b960SPierre-Louis Bossart struct hdac_ext_stream hext_stream; 5537d88b960SPierre-Louis Bossart struct sof_intel_stream sof_intel_stream; 5546b2239e3SRanjani Sridharan int host_reserved; /* reserve host DMA channel */ 55589a400bdSRanjani Sridharan u32 flags; 556dd96dacaSLiam Girdwood }; 557dd96dacaSLiam Girdwood 558f5dbba9fSRanjani Sridharan #define hstream_to_sof_hda_stream(hstream) \ 5597d88b960SPierre-Louis Bossart container_of(hstream, struct sof_intel_hda_stream, hext_stream) 560f5dbba9fSRanjani Sridharan 561dd96dacaSLiam Girdwood #define bus_to_sof_hda(bus) \ 562dd96dacaSLiam Girdwood container_of(bus, struct sof_intel_hda_dev, hbus.core) 563dd96dacaSLiam Girdwood 564dd96dacaSLiam Girdwood #define SOF_STREAM_SD_OFFSET(s) \ 565dd96dacaSLiam Girdwood (SOF_HDA_ADSP_SD_ENTRY_SIZE * ((s)->index) \ 566dd96dacaSLiam Girdwood + SOF_HDA_ADSP_LOADER_BASE) 567dd96dacaSLiam Girdwood 5682b1acedcSRanjani Sridharan #define SOF_STREAM_SD_OFFSET_CRST 0x1 5692b1acedcSRanjani Sridharan 570dd96dacaSLiam Girdwood /* 571dd96dacaSLiam Girdwood * DSP Core services. 572dd96dacaSLiam Girdwood */ 573dd96dacaSLiam Girdwood int hda_dsp_probe(struct snd_sof_dev *sdev); 574dd96dacaSLiam Girdwood int hda_dsp_remove(struct snd_sof_dev *sdev); 575537b4a0cSPeter Ujfalusi int hda_dsp_core_power_up(struct snd_sof_dev *sdev, unsigned int core_mask); 576dd96dacaSLiam Girdwood int hda_dsp_core_run(struct snd_sof_dev *sdev, unsigned int core_mask); 577dd96dacaSLiam Girdwood int hda_dsp_enable_core(struct snd_sof_dev *sdev, unsigned int core_mask); 578dd96dacaSLiam Girdwood int hda_dsp_core_reset_power_down(struct snd_sof_dev *sdev, 579dd96dacaSLiam Girdwood unsigned int core_mask); 580c714031fSFred Oh int hda_power_down_dsp(struct snd_sof_dev *sdev); 5819cdcbc9fSRanjani Sridharan int hda_dsp_core_get(struct snd_sof_dev *sdev, int core); 582dd96dacaSLiam Girdwood void hda_dsp_ipc_int_enable(struct snd_sof_dev *sdev); 583dd96dacaSLiam Girdwood void hda_dsp_ipc_int_disable(struct snd_sof_dev *sdev); 584556eb416SPierre-Louis Bossart bool hda_dsp_core_is_enabled(struct snd_sof_dev *sdev, unsigned int core_mask); 585dd96dacaSLiam Girdwood 58662f8f766SKeyon Jie int hda_dsp_set_power_state(struct snd_sof_dev *sdev, 58761e285caSRanjani Sridharan const struct sof_dsp_power_state *target_state); 58862f8f766SKeyon Jie 58961e285caSRanjani Sridharan int hda_dsp_suspend(struct snd_sof_dev *sdev, u32 target_state); 590dd96dacaSLiam Girdwood int hda_dsp_resume(struct snd_sof_dev *sdev); 5911c38c922SFred Oh int hda_dsp_runtime_suspend(struct snd_sof_dev *sdev); 592dd96dacaSLiam Girdwood int hda_dsp_runtime_resume(struct snd_sof_dev *sdev); 59362fde977SKai Vehmanen int hda_dsp_runtime_idle(struct snd_sof_dev *sdev); 59422aa9e02SLibin Yang int hda_dsp_shutdown(struct snd_sof_dev *sdev); 5957077a07aSRanjani Sridharan int hda_dsp_set_hw_params_upon_resume(struct snd_sof_dev *sdev); 596dd96dacaSLiam Girdwood void hda_dsp_dump(struct snd_sof_dev *sdev, u32 flags); 597f3da49f0SPan Xiuli void hda_ipc_dump(struct snd_sof_dev *sdev); 598f1fd9d0eSKai Vehmanen void hda_ipc_irq_dump(struct snd_sof_dev *sdev); 59963e51fd3SRanjani Sridharan void hda_dsp_d0i3_work(struct work_struct *work); 600b2520dbcSRanjani Sridharan int hda_dsp_disable_interrupts(struct snd_sof_dev *sdev); 601dd96dacaSLiam Girdwood 602dd96dacaSLiam Girdwood /* 603dd96dacaSLiam Girdwood * DSP PCM Operations. 604dd96dacaSLiam Girdwood */ 60549d7948eSCezary Rojewski u32 hda_dsp_get_mult_div(struct snd_sof_dev *sdev, int rate); 60649d7948eSCezary Rojewski u32 hda_dsp_get_bits(struct snd_sof_dev *sdev, int sample_bits); 607dd96dacaSLiam Girdwood int hda_dsp_pcm_open(struct snd_sof_dev *sdev, 608dd96dacaSLiam Girdwood struct snd_pcm_substream *substream); 609dd96dacaSLiam Girdwood int hda_dsp_pcm_close(struct snd_sof_dev *sdev, 610dd96dacaSLiam Girdwood struct snd_pcm_substream *substream); 611dd96dacaSLiam Girdwood int hda_dsp_pcm_hw_params(struct snd_sof_dev *sdev, 612dd96dacaSLiam Girdwood struct snd_pcm_substream *substream, 613dd96dacaSLiam Girdwood struct snd_pcm_hw_params *params, 61431f60a0cSPeter Ujfalusi struct snd_sof_platform_stream_params *platform_params); 61593146bc2SRanjani Sridharan int hda_dsp_stream_hw_free(struct snd_sof_dev *sdev, 61693146bc2SRanjani Sridharan struct snd_pcm_substream *substream); 617dd96dacaSLiam Girdwood int hda_dsp_pcm_trigger(struct snd_sof_dev *sdev, 618dd96dacaSLiam Girdwood struct snd_pcm_substream *substream, int cmd); 619dd96dacaSLiam Girdwood snd_pcm_uframes_t hda_dsp_pcm_pointer(struct snd_sof_dev *sdev, 620dd96dacaSLiam Girdwood struct snd_pcm_substream *substream); 6216c26b505SRanjani Sridharan int hda_dsp_pcm_ack(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream); 622dd96dacaSLiam Girdwood 623dd96dacaSLiam Girdwood /* 624dd96dacaSLiam Girdwood * DSP Stream Operations. 625dd96dacaSLiam Girdwood */ 626dd96dacaSLiam Girdwood 627dd96dacaSLiam Girdwood int hda_dsp_stream_init(struct snd_sof_dev *sdev); 628dd96dacaSLiam Girdwood void hda_dsp_stream_free(struct snd_sof_dev *sdev); 629dd96dacaSLiam Girdwood int hda_dsp_stream_hw_params(struct snd_sof_dev *sdev, 6307d88b960SPierre-Louis Bossart struct hdac_ext_stream *hext_stream, 631dd96dacaSLiam Girdwood struct snd_dma_buffer *dmab, 632dd96dacaSLiam Girdwood struct snd_pcm_hw_params *params); 6337d88b960SPierre-Louis Bossart int hda_dsp_iccmax_stream_hw_params(struct snd_sof_dev *sdev, 6347d88b960SPierre-Louis Bossart struct hdac_ext_stream *hext_stream, 635aca961f1SRanjani Sridharan struct snd_dma_buffer *dmab, 636aca961f1SRanjani Sridharan struct snd_pcm_hw_params *params); 637dd96dacaSLiam Girdwood int hda_dsp_stream_trigger(struct snd_sof_dev *sdev, 6387d88b960SPierre-Louis Bossart struct hdac_ext_stream *hext_stream, int cmd); 639dd96dacaSLiam Girdwood irqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context); 640dd96dacaSLiam Girdwood int hda_dsp_stream_setup_bdl(struct snd_sof_dev *sdev, 641dd96dacaSLiam Girdwood struct snd_dma_buffer *dmab, 6427d88b960SPierre-Louis Bossart struct hdac_stream *hstream); 6437c11af9fSBard Liao bool hda_dsp_check_ipc_irq(struct snd_sof_dev *sdev); 6447c11af9fSBard Liao bool hda_dsp_check_stream_irq(struct snd_sof_dev *sdev); 645dd96dacaSLiam Girdwood 646a37a9224SPeter Ujfalusi snd_pcm_uframes_t hda_dsp_stream_get_position(struct hdac_stream *hstream, 647a37a9224SPeter Ujfalusi int direction, bool can_sleep); 648a37a9224SPeter Ujfalusi 649dd96dacaSLiam Girdwood struct hdac_ext_stream * 65089a400bdSRanjani Sridharan hda_dsp_stream_get(struct snd_sof_dev *sdev, int direction, u32 flags); 651dd96dacaSLiam Girdwood int hda_dsp_stream_put(struct snd_sof_dev *sdev, int direction, int stream_tag); 652dd96dacaSLiam Girdwood int hda_dsp_stream_spib_config(struct snd_sof_dev *sdev, 6537d88b960SPierre-Louis Bossart struct hdac_ext_stream *hext_stream, 654dd96dacaSLiam Girdwood int enable, u32 size); 655dd96dacaSLiam Girdwood 6566a0ba071SGuennadi Liakhovetski int hda_ipc_msg_data(struct snd_sof_dev *sdev, 657dd96dacaSLiam Girdwood struct snd_pcm_substream *substream, 658dd96dacaSLiam Girdwood void *p, size_t sz); 65929e3aa0bSPeter Ujfalusi int hda_set_stream_data_offset(struct snd_sof_dev *sdev, 66029e3aa0bSPeter Ujfalusi struct snd_pcm_substream *substream, 66129e3aa0bSPeter Ujfalusi size_t posn_offset); 662dd96dacaSLiam Girdwood 663dd96dacaSLiam Girdwood /* 664dd96dacaSLiam Girdwood * DSP IPC Operations. 665dd96dacaSLiam Girdwood */ 666dd96dacaSLiam Girdwood int hda_dsp_ipc_send_msg(struct snd_sof_dev *sdev, 667dd96dacaSLiam Girdwood struct snd_sof_ipc_msg *msg); 668dd96dacaSLiam Girdwood void hda_dsp_ipc_get_reply(struct snd_sof_dev *sdev); 6696eebd390SDaniel Baluta int hda_dsp_ipc_get_mailbox_offset(struct snd_sof_dev *sdev); 6706eebd390SDaniel Baluta int hda_dsp_ipc_get_window_offset(struct snd_sof_dev *sdev, u32 id); 6716eebd390SDaniel Baluta 672dd96dacaSLiam Girdwood irqreturn_t hda_dsp_ipc_irq_thread(int irq, void *context); 673dd96dacaSLiam Girdwood int hda_dsp_ipc_cmd_done(struct snd_sof_dev *sdev, int dir); 674dd96dacaSLiam Girdwood 675dd96dacaSLiam Girdwood /* 676dd96dacaSLiam Girdwood * DSP Code loader. 677dd96dacaSLiam Girdwood */ 678dd96dacaSLiam Girdwood int hda_dsp_cl_boot_firmware(struct snd_sof_dev *sdev); 679acf705a4SRanjani Sridharan int hda_dsp_cl_boot_firmware_iccmax(struct snd_sof_dev *sdev); 680b4e4c0b9SRanjani Sridharan int hda_cl_copy_fw(struct snd_sof_dev *sdev, struct hdac_ext_stream *hext_stream); 681b4e4c0b9SRanjani Sridharan struct hdac_ext_stream *hda_cl_stream_prepare(struct snd_sof_dev *sdev, unsigned int format, 682b4e4c0b9SRanjani Sridharan unsigned int size, struct snd_dma_buffer *dmab, 683b4e4c0b9SRanjani Sridharan int direction); 684b4e4c0b9SRanjani Sridharan int hda_cl_cleanup(struct snd_sof_dev *sdev, struct snd_dma_buffer *dmab, 685b4e4c0b9SRanjani Sridharan struct hdac_ext_stream *hext_stream); 686ab222a4aSBard Liao int cl_dsp_init(struct snd_sof_dev *sdev, int stream_tag, bool imr_boot); 687406fed80SRanjani Sridharan #define HDA_CL_STREAM_FORMAT 0x40 688dd96dacaSLiam Girdwood 689dd96dacaSLiam Girdwood /* pre and post fw run ops */ 690dd96dacaSLiam Girdwood int hda_dsp_pre_fw_run(struct snd_sof_dev *sdev); 691dd96dacaSLiam Girdwood int hda_dsp_post_fw_run(struct snd_sof_dev *sdev); 692dd96dacaSLiam Girdwood 693edbaaadaSFred Oh /* parse platform specific ext manifest ops */ 694edbaaadaSFred Oh int hda_dsp_ext_man_get_cavs_config_data(struct snd_sof_dev *sdev, 695edbaaadaSFred Oh const struct sof_ext_man_elem_header *hdr); 696edbaaadaSFred Oh 697dd96dacaSLiam Girdwood /* 698dd96dacaSLiam Girdwood * HDA Controller Operations. 699dd96dacaSLiam Girdwood */ 700dd96dacaSLiam Girdwood int hda_dsp_ctrl_get_caps(struct snd_sof_dev *sdev); 701dd96dacaSLiam Girdwood void hda_dsp_ctrl_ppcap_enable(struct snd_sof_dev *sdev, bool enable); 702dd96dacaSLiam Girdwood void hda_dsp_ctrl_ppcap_int_enable(struct snd_sof_dev *sdev, bool enable); 703dd96dacaSLiam Girdwood int hda_dsp_ctrl_link_reset(struct snd_sof_dev *sdev, bool reset); 704dd96dacaSLiam Girdwood void hda_dsp_ctrl_misc_clock_gating(struct snd_sof_dev *sdev, bool enable); 705dd96dacaSLiam Girdwood int hda_dsp_ctrl_clock_power_gating(struct snd_sof_dev *sdev, bool enable); 706b48b77d8SPierre-Louis Bossart int hda_dsp_ctrl_init_chip(struct snd_sof_dev *sdev); 70713063a2cSZhu Yingjiang void hda_dsp_ctrl_stop_chip(struct snd_sof_dev *sdev); 708dd96dacaSLiam Girdwood /* 709dd96dacaSLiam Girdwood * HDA bus operations. 710dd96dacaSLiam Girdwood */ 711d4ff1b39STakashi Iwai void sof_hda_bus_init(struct hdac_bus *bus, struct device *dev); 712dd96dacaSLiam Girdwood 713dd96dacaSLiam Girdwood #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) 714dd96dacaSLiam Girdwood /* 715dd96dacaSLiam Girdwood * HDA Codec operations. 716dd96dacaSLiam Girdwood */ 71791dce767SKai Vehmanen void hda_codec_probe_bus(struct snd_sof_dev *sdev, 71880acdd4fSRanjani Sridharan bool hda_codec_use_common_hdmi); 71931ba0c07SKai-Heng Feng void hda_codec_jack_wake_enable(struct snd_sof_dev *sdev, bool enable); 720fd15f2f5SRander Wang void hda_codec_jack_check(struct snd_sof_dev *sdev); 721dd96dacaSLiam Girdwood 722dd96dacaSLiam Girdwood #endif /* CONFIG_SND_SOC_SOF_HDA */ 723dd96dacaSLiam Girdwood 724139c7febSKai Vehmanen #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) && \ 725139c7febSKai Vehmanen (IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI) || \ 726139c7febSKai Vehmanen IS_ENABLED(CONFIG_SND_SOC_HDAC_HDMI)) 727dd96dacaSLiam Girdwood 72823ee0903SKai Vehmanen void hda_codec_i915_display_power(struct snd_sof_dev *sdev, bool enable); 729dd96dacaSLiam Girdwood int hda_codec_i915_init(struct snd_sof_dev *sdev); 730dd96dacaSLiam Girdwood int hda_codec_i915_exit(struct snd_sof_dev *sdev); 731dd96dacaSLiam Girdwood 732dd96dacaSLiam Girdwood #else 733dd96dacaSLiam Girdwood 73423ee0903SKai Vehmanen static inline void hda_codec_i915_display_power(struct snd_sof_dev *sdev, 73523ee0903SKai Vehmanen bool enable) { } 736dd96dacaSLiam Girdwood static inline int hda_codec_i915_init(struct snd_sof_dev *sdev) { return 0; } 737dd96dacaSLiam Girdwood static inline int hda_codec_i915_exit(struct snd_sof_dev *sdev) { return 0; } 738dd96dacaSLiam Girdwood 739139c7febSKai Vehmanen #endif 740dd96dacaSLiam Girdwood 741dd96dacaSLiam Girdwood /* 742dd96dacaSLiam Girdwood * Trace Control. 743dd96dacaSLiam Girdwood */ 7444b49cbd1SPeter Ujfalusi int hda_dsp_trace_init(struct snd_sof_dev *sdev, struct snd_dma_buffer *dmab, 745bab05b50SPeter Ujfalusi struct sof_ipc_dma_trace_params_ext *dtrace_params); 746dd96dacaSLiam Girdwood int hda_dsp_trace_release(struct snd_sof_dev *sdev); 747dd96dacaSLiam Girdwood int hda_dsp_trace_trigger(struct snd_sof_dev *sdev, int cmd); 748dd96dacaSLiam Girdwood 74951dfed1eSPierre-Louis Bossart /* 75051dfed1eSPierre-Louis Bossart * SoundWire support 75151dfed1eSPierre-Louis Bossart */ 75251dfed1eSPierre-Louis Bossart #if IS_ENABLED(CONFIG_SND_SOC_SOF_INTEL_SOUNDWIRE) 75351dfed1eSPierre-Louis Bossart 75451dfed1eSPierre-Louis Bossart int hda_sdw_startup(struct snd_sof_dev *sdev); 75551dfed1eSPierre-Louis Bossart void hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable); 756bbd19cdcSRander Wang void hda_sdw_process_wakeen(struct snd_sof_dev *sdev); 757198fa4bcSBard Liao bool hda_common_check_sdw_irq(struct snd_sof_dev *sdev); 75851dfed1eSPierre-Louis Bossart 75951dfed1eSPierre-Louis Bossart #else 76051dfed1eSPierre-Louis Bossart 76151dfed1eSPierre-Louis Bossart static inline int hda_sdw_startup(struct snd_sof_dev *sdev) 76251dfed1eSPierre-Louis Bossart { 76351dfed1eSPierre-Louis Bossart return 0; 76451dfed1eSPierre-Louis Bossart } 76551dfed1eSPierre-Louis Bossart 76651dfed1eSPierre-Louis Bossart static inline void hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable) 76751dfed1eSPierre-Louis Bossart { 76851dfed1eSPierre-Louis Bossart } 76951dfed1eSPierre-Louis Bossart 770bbd19cdcSRander Wang static inline void hda_sdw_process_wakeen(struct snd_sof_dev *sdev) 771bbd19cdcSRander Wang { 772bbd19cdcSRander Wang } 773198fa4bcSBard Liao 774198fa4bcSBard Liao static inline bool hda_common_check_sdw_irq(struct snd_sof_dev *sdev) 775198fa4bcSBard Liao { 776198fa4bcSBard Liao return false; 777198fa4bcSBard Liao } 778198fa4bcSBard Liao 77951dfed1eSPierre-Louis Bossart #endif 78051dfed1eSPierre-Louis Bossart 781dd96dacaSLiam Girdwood /* common dai driver */ 782dd96dacaSLiam Girdwood extern struct snd_soc_dai_driver skl_dai[]; 783f09e9284SPierre-Louis Bossart int hda_dsp_dais_suspend(struct snd_sof_dev *sdev); 784dd96dacaSLiam Girdwood 785dd96dacaSLiam Girdwood /* 786dd96dacaSLiam Girdwood * Platform Specific HW abstraction Ops. 787dd96dacaSLiam Girdwood */ 78837e809d5SPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_hda_common_ops; 78937e809d5SPierre-Louis Bossart 790e2379d4aSPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_skl_ops; 791e2379d4aSPierre-Louis Bossart int sof_skl_ops_init(struct snd_sof_dev *sdev); 792856601e5SPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_apl_ops; 79337e809d5SPierre-Louis Bossart int sof_apl_ops_init(struct snd_sof_dev *sdev); 794856601e5SPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_cnl_ops; 79537e809d5SPierre-Louis Bossart int sof_cnl_ops_init(struct snd_sof_dev *sdev); 796856601e5SPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_tgl_ops; 79737e809d5SPierre-Louis Bossart int sof_tgl_ops_init(struct snd_sof_dev *sdev); 798856601e5SPierre-Louis Bossart extern struct snd_sof_dsp_ops sof_icl_ops; 79937e809d5SPierre-Louis Bossart int sof_icl_ops_init(struct snd_sof_dev *sdev); 800064520e8SBard Liao extern struct snd_sof_dsp_ops sof_mtl_ops; 801064520e8SBard Liao int sof_mtl_ops_init(struct snd_sof_dev *sdev); 802dd96dacaSLiam Girdwood 803e2379d4aSPierre-Louis Bossart extern const struct sof_intel_dsp_desc skl_chip_info; 804dd96dacaSLiam Girdwood extern const struct sof_intel_dsp_desc apl_chip_info; 805dd96dacaSLiam Girdwood extern const struct sof_intel_dsp_desc cnl_chip_info; 806630be964SZhu Yingjiang extern const struct sof_intel_dsp_desc icl_chip_info; 8071205c81eSPan Xiuli extern const struct sof_intel_dsp_desc tgl_chip_info; 80830ee3738SRander Wang extern const struct sof_intel_dsp_desc tglh_chip_info; 80961732690SPan Xiuli extern const struct sof_intel_dsp_desc ehl_chip_info; 8106fd99035SPan Xiuli extern const struct sof_intel_dsp_desc jsl_chip_info; 8116c2b6bb0SKai Vehmanen extern const struct sof_intel_dsp_desc adls_chip_info; 812064520e8SBard Liao extern const struct sof_intel_dsp_desc mtl_chip_info; 813dd96dacaSLiam Girdwood 8143dc0d709SPeter Ujfalusi /* Probes support */ 8153dc0d709SPeter Ujfalusi #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_PROBES) 8163dc0d709SPeter Ujfalusi int hda_probes_register(struct snd_sof_dev *sdev); 8173dc0d709SPeter Ujfalusi void hda_probes_unregister(struct snd_sof_dev *sdev); 8183dc0d709SPeter Ujfalusi #else 8193dc0d709SPeter Ujfalusi static inline int hda_probes_register(struct snd_sof_dev *sdev) 8203dc0d709SPeter Ujfalusi { 8213dc0d709SPeter Ujfalusi return 0; 8223dc0d709SPeter Ujfalusi } 8233dc0d709SPeter Ujfalusi 8243dc0d709SPeter Ujfalusi static inline void hda_probes_unregister(struct snd_sof_dev *sdev) 8253dc0d709SPeter Ujfalusi { 8263dc0d709SPeter Ujfalusi } 8273dc0d709SPeter Ujfalusi #endif /* CONFIG_SND_SOC_SOF_HDA_PROBES */ 8283dc0d709SPeter Ujfalusi 8293dc0d709SPeter Ujfalusi /* SOF client registration for HDA platforms */ 8303dc0d709SPeter Ujfalusi int hda_register_clients(struct snd_sof_dev *sdev); 8313dc0d709SPeter Ujfalusi void hda_unregister_clients(struct snd_sof_dev *sdev); 8323dc0d709SPeter Ujfalusi 833285880a2SDaniel Baluta /* machine driver select */ 834cb515f10SGuennadi Liakhovetski struct snd_soc_acpi_mach *hda_machine_select(struct snd_sof_dev *sdev); 835cb515f10SGuennadi Liakhovetski void hda_set_mach_params(struct snd_soc_acpi_mach *mach, 83617e9d6b0SPierre-Louis Bossart struct snd_sof_dev *sdev); 837285880a2SDaniel Baluta 838194fe0fcSPierre-Louis Bossart /* PCI driver selection and probe */ 839194fe0fcSPierre-Louis Bossart int hda_pci_intel_probe(struct pci_dev *pci, const struct pci_device_id *pci_id); 840194fe0fcSPierre-Louis Bossart 8410acb48ddSRanjani Sridharan struct snd_sof_dai; 8420acb48ddSRanjani Sridharan struct sof_ipc_dai_config; 843051744b1SRanjani Sridharan int hda_ctrl_dai_widget_setup(struct snd_soc_dapm_widget *w, unsigned int quirk_flags, 844051744b1SRanjani Sridharan struct snd_sof_dai_config_data *data); 845051744b1SRanjani Sridharan int hda_ctrl_dai_widget_free(struct snd_soc_dapm_widget *w, unsigned int quirk_flags, 846051744b1SRanjani Sridharan struct snd_sof_dai_config_data *data); 8470acb48ddSRanjani Sridharan 848288fad2fSPierre-Louis Bossart #define SOF_HDA_POSITION_QUIRK_USE_SKYLAKE_LEGACY (0) /* previous implementation */ 849288fad2fSPierre-Louis Bossart #define SOF_HDA_POSITION_QUIRK_USE_DPIB_REGISTERS (1) /* recommended if VC0 only */ 850288fad2fSPierre-Louis Bossart #define SOF_HDA_POSITION_QUIRK_USE_DPIB_DDR_UPDATE (2) /* recommended with VC0 or VC1 */ 851288fad2fSPierre-Louis Bossart 852288fad2fSPierre-Louis Bossart extern int sof_hda_position_quirk; 853288fad2fSPierre-Louis Bossart 85451ec71dcSRanjani Sridharan void hda_set_dai_drv_ops(struct snd_sof_dev *sdev, struct snd_sof_dsp_ops *ops); 8551da51943SRanjani Sridharan void hda_ops_free(struct snd_sof_dev *sdev); 85651ec71dcSRanjani Sridharan 857c712be34SPierre-Louis Bossart /* SKL/KBL */ 858c712be34SPierre-Louis Bossart int hda_dsp_cl_boot_firmware_skl(struct snd_sof_dev *sdev); 859556eb416SPierre-Louis Bossart int hda_dsp_core_stall_reset(struct snd_sof_dev *sdev, unsigned int core_mask); 860556eb416SPierre-Louis Bossart 861e3105c0cSRanjani Sridharan /* IPC4 */ 862e3105c0cSRanjani Sridharan irqreturn_t cnl_ipc4_irq_thread(int irq, void *context); 863e3105c0cSRanjani Sridharan int cnl_ipc4_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg); 864e3105c0cSRanjani Sridharan irqreturn_t hda_dsp_ipc4_irq_thread(int irq, void *context); 865483e4cdfSPeter Ujfalusi bool hda_ipc4_tx_is_busy(struct snd_sof_dev *sdev); 866e3105c0cSRanjani Sridharan int hda_dsp_ipc4_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg); 86732b97c07SPeter Ujfalusi void hda_ipc4_dump(struct snd_sof_dev *sdev); 8682a1be12cSBard Liao extern struct sdw_intel_ops sdw_callback; 869e3105c0cSRanjani Sridharan 8703ab2c21eSPeter Ujfalusi struct sof_ipc4_fw_library; 8713ab2c21eSPeter Ujfalusi int hda_dsp_ipc4_load_library(struct snd_sof_dev *sdev, 8723ab2c21eSPeter Ujfalusi struct sof_ipc4_fw_library *fw_lib, bool reload); 873dd96dacaSLiam Girdwood #endif 874