147a70e6fSCosmin Samoila /* SPDX-License-Identifier: GPL-2.0 */ 247a70e6fSCosmin Samoila /* 347a70e6fSCosmin Samoila * PDM Microphone Interface for the NXP i.MX SoC 447a70e6fSCosmin Samoila * Copyright 2018 NXP 547a70e6fSCosmin Samoila */ 647a70e6fSCosmin Samoila 747a70e6fSCosmin Samoila #ifndef _FSL_MICFIL_H 847a70e6fSCosmin Samoila #define _FSL_MICFIL_H 947a70e6fSCosmin Samoila 1047a70e6fSCosmin Samoila /* MICFIL Register Map */ 1147a70e6fSCosmin Samoila #define REG_MICFIL_CTRL1 0x00 1247a70e6fSCosmin Samoila #define REG_MICFIL_CTRL2 0x04 1347a70e6fSCosmin Samoila #define REG_MICFIL_STAT 0x08 1447a70e6fSCosmin Samoila #define REG_MICFIL_FIFO_CTRL 0x10 1547a70e6fSCosmin Samoila #define REG_MICFIL_FIFO_STAT 0x14 1647a70e6fSCosmin Samoila #define REG_MICFIL_DATACH0 0x24 1747a70e6fSCosmin Samoila #define REG_MICFIL_DATACH1 0x28 1847a70e6fSCosmin Samoila #define REG_MICFIL_DATACH2 0x2C 1947a70e6fSCosmin Samoila #define REG_MICFIL_DATACH3 0x30 2047a70e6fSCosmin Samoila #define REG_MICFIL_DATACH4 0x34 2147a70e6fSCosmin Samoila #define REG_MICFIL_DATACH5 0x38 2247a70e6fSCosmin Samoila #define REG_MICFIL_DATACH6 0x3C 2347a70e6fSCosmin Samoila #define REG_MICFIL_DATACH7 0x40 2447a70e6fSCosmin Samoila #define REG_MICFIL_DC_CTRL 0x64 2547a70e6fSCosmin Samoila #define REG_MICFIL_OUT_CTRL 0x74 2647a70e6fSCosmin Samoila #define REG_MICFIL_OUT_STAT 0x7C 2747a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_CTRL1 0x90 2847a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_CTRL2 0x94 2947a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_STAT 0x98 3047a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_SCONFIG 0x9C 3147a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_NCONFIG 0xA0 3247a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_NDATA 0xA4 3347a70e6fSCosmin Samoila #define REG_MICFIL_VAD0_ZCD 0xA8 3447a70e6fSCosmin Samoila 3547a70e6fSCosmin Samoila /* MICFIL Control Register 1 -- REG_MICFILL_CTRL1 0x00 */ 36*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_MDIS BIT(31) 37*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_DOZEN BIT(30) 38*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_PDMIEN BIT(29) 39*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_DBG BIT(28) 40*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_SRES BIT(27) 41*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_DBGE BIT(26) 4247a70e6fSCosmin Samoila #define MICFIL_CTRL1_DISEL_SHIFT 24 4347a70e6fSCosmin Samoila #define MICFIL_CTRL1_DISEL_WIDTH 2 4447a70e6fSCosmin Samoila #define MICFIL_CTRL1_DISEL_MASK ((BIT(MICFIL_CTRL1_DISEL_WIDTH) - 1) \ 4547a70e6fSCosmin Samoila << MICFIL_CTRL1_DISEL_SHIFT) 46*bd2cffd1SSascha Hauer #define MICFIL_CTRL1_ERREN BIT(23) 4747a70e6fSCosmin Samoila #define MICFIL_CTRL1_CHEN_SHIFT 0 4847a70e6fSCosmin Samoila #define MICFIL_CTRL1_CHEN_WIDTH 8 4947a70e6fSCosmin Samoila #define MICFIL_CTRL1_CHEN_MASK(x) (BIT(x) << MICFIL_CTRL1_CHEN_SHIFT) 5047a70e6fSCosmin Samoila #define MICFIL_CTRL1_CHEN(x) (MICFIL_CTRL1_CHEN_MASK(x)) 5147a70e6fSCosmin Samoila 5247a70e6fSCosmin Samoila /* MICFIL Control Register 2 -- REG_MICFILL_CTRL2 0x04 */ 5347a70e6fSCosmin Samoila #define MICFIL_CTRL2_QSEL_SHIFT 25 5447a70e6fSCosmin Samoila #define MICFIL_CTRL2_QSEL_WIDTH 3 5547a70e6fSCosmin Samoila #define MICFIL_CTRL2_QSEL_MASK ((BIT(MICFIL_CTRL2_QSEL_WIDTH) - 1) \ 5647a70e6fSCosmin Samoila << MICFIL_CTRL2_QSEL_SHIFT) 5747a70e6fSCosmin Samoila #define MICFIL_HIGH_QUALITY BIT(MICFIL_CTRL2_QSEL_SHIFT) 5847a70e6fSCosmin Samoila #define MICFIL_MEDIUM_QUALITY (0 << MICFIL_CTRL2_QSEL_SHIFT) 5947a70e6fSCosmin Samoila #define MICFIL_LOW_QUALITY (7 << MICFIL_CTRL2_QSEL_SHIFT) 6047a70e6fSCosmin Samoila #define MICFIL_VLOW0_QUALITY (6 << MICFIL_CTRL2_QSEL_SHIFT) 6147a70e6fSCosmin Samoila #define MICFIL_VLOW1_QUALITY (5 << MICFIL_CTRL2_QSEL_SHIFT) 6247a70e6fSCosmin Samoila #define MICFIL_VLOW2_QUALITY (4 << MICFIL_CTRL2_QSEL_SHIFT) 6347a70e6fSCosmin Samoila 6447a70e6fSCosmin Samoila #define MICFIL_CTRL2_CICOSR_SHIFT 16 6547a70e6fSCosmin Samoila #define MICFIL_CTRL2_CICOSR_WIDTH 4 6647a70e6fSCosmin Samoila #define MICFIL_CTRL2_CICOSR_MASK ((BIT(MICFIL_CTRL2_CICOSR_WIDTH) - 1) \ 6747a70e6fSCosmin Samoila << MICFIL_CTRL2_CICOSR_SHIFT) 6847a70e6fSCosmin Samoila #define MICFIL_CTRL2_CICOSR(v) (((v) << MICFIL_CTRL2_CICOSR_SHIFT) \ 6947a70e6fSCosmin Samoila & MICFIL_CTRL2_CICOSR_MASK) 7047a70e6fSCosmin Samoila #define MICFIL_CTRL2_CLKDIV_SHIFT 0 7147a70e6fSCosmin Samoila #define MICFIL_CTRL2_CLKDIV_WIDTH 8 7247a70e6fSCosmin Samoila #define MICFIL_CTRL2_CLKDIV_MASK ((BIT(MICFIL_CTRL2_CLKDIV_WIDTH) - 1) \ 7347a70e6fSCosmin Samoila << MICFIL_CTRL2_CLKDIV_SHIFT) 7447a70e6fSCosmin Samoila #define MICFIL_CTRL2_CLKDIV(v) (((v) << MICFIL_CTRL2_CLKDIV_SHIFT) \ 7547a70e6fSCosmin Samoila & MICFIL_CTRL2_CLKDIV_MASK) 7647a70e6fSCosmin Samoila 7747a70e6fSCosmin Samoila /* MICFIL Status Register -- REG_MICFIL_STAT 0x08 */ 78*bd2cffd1SSascha Hauer #define MICFIL_STAT_BSY_FIL BIT(31) 79*bd2cffd1SSascha Hauer #define MICFIL_STAT_FIR_RDY BIT(30) 80*bd2cffd1SSascha Hauer #define MICFIL_STAT_LOWFREQF BIT(29) 8147a70e6fSCosmin Samoila #define MICFIL_STAT_CHXF_SHIFT(v) (v) 8247a70e6fSCosmin Samoila #define MICFIL_STAT_CHXF_MASK(v) BIT(MICFIL_STAT_CHXF_SHIFT(v)) 8347a70e6fSCosmin Samoila #define MICFIL_STAT_CHXF(v) BIT(MICFIL_STAT_CHXF_SHIFT(v)) 8447a70e6fSCosmin Samoila 8547a70e6fSCosmin Samoila /* MICFIL FIFO Control Register -- REG_MICFIL_FIFO_CTRL 0x10 */ 8647a70e6fSCosmin Samoila #define MICFIL_FIFO_CTRL_FIFOWMK_SHIFT 0 8747a70e6fSCosmin Samoila #define MICFIL_FIFO_CTRL_FIFOWMK_WIDTH 3 8847a70e6fSCosmin Samoila #define MICFIL_FIFO_CTRL_FIFOWMK_MASK ((BIT(MICFIL_FIFO_CTRL_FIFOWMK_WIDTH) - 1) \ 8947a70e6fSCosmin Samoila << MICFIL_FIFO_CTRL_FIFOWMK_SHIFT) 9047a70e6fSCosmin Samoila #define MICFIL_FIFO_CTRL_FIFOWMK(v) (((v) << MICFIL_FIFO_CTRL_FIFOWMK_SHIFT) \ 9147a70e6fSCosmin Samoila & MICFIL_FIFO_CTRL_FIFOWMK_MASK) 9247a70e6fSCosmin Samoila 9347a70e6fSCosmin Samoila /* MICFIL FIFO Status Register -- REG_MICFIL_FIFO_STAT 0x14 */ 9447a70e6fSCosmin Samoila #define MICFIL_FIFO_STAT_FIFOX_OVER_SHIFT(v) (v) 9547a70e6fSCosmin Samoila #define MICFIL_FIFO_STAT_FIFOX_OVER_MASK(v) BIT(MICFIL_FIFO_STAT_FIFOX_OVER_SHIFT(v)) 9647a70e6fSCosmin Samoila #define MICFIL_FIFO_STAT_FIFOX_UNDER_SHIFT(v) ((v) + 8) 9747a70e6fSCosmin Samoila #define MICFIL_FIFO_STAT_FIFOX_UNDER_MASK(v) BIT(MICFIL_FIFO_STAT_FIFOX_UNDER_SHIFT(v)) 9847a70e6fSCosmin Samoila 9947a70e6fSCosmin Samoila /* MICFIL HWVAD0 Control 1 Register -- REG_MICFIL_VAD0_CTRL1*/ 10047a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CHSEL_SHIFT 24 10147a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CHSEL_WIDTH 3 10247a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CHSEL_MASK ((BIT(MICFIL_VAD0_CTRL1_CHSEL_WIDTH) - 1) \ 10347a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL1_CHSEL_SHIFT) 10447a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CHSEL(v) (((v) << MICFIL_VAD0_CTRL1_CHSEL_SHIFT) \ 10547a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL1_CHSEL_MASK) 10647a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CICOSR_SHIFT 16 10747a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CICOSR_WIDTH 4 10847a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CICOSR_MASK ((BIT(MICFIL_VAD0_CTRL1_CICOSR_WIDTH) - 1) \ 10947a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL1_CICOSR_SHIFT) 11047a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_CICOSR(v) (((v) << MICFIL_VAD0_CTRL1_CICOSR_SHIFT) \ 11147a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL1_CICOSR_MASK) 11247a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_INITT_SHIFT 8 11347a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_INITT_WIDTH 5 11447a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_INITT_MASK ((BIT(MICFIL_VAD0_CTRL1_INITT_WIDTH) - 1) \ 11547a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL1_INITT_SHIFT) 11647a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL1_INITT(v) (((v) << MICFIL_VAD0_CTRL1_INITT_SHIFT) \ 11747a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL1_INITT_MASK) 118*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL1_ST10 BIT(4) 119*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL1_ERIE BIT(3) 120*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL1_IE BIT(2) 121*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL1_RST BIT(1) 122*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL1_EN BIT(0) 12347a70e6fSCosmin Samoila 12447a70e6fSCosmin Samoila /* MICFIL HWVAD0 Control 2 Register -- REG_MICFIL_VAD0_CTRL2*/ 125*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL2_FRENDIS BIT(31) 126*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL2_PREFEN BIT(30) 127*bd2cffd1SSascha Hauer #define MICFIL_VAD0_CTRL2_FOUTDIS BIT(28) 12847a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_FRAMET_SHIFT 16 12947a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_FRAMET_WIDTH 6 13047a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_FRAMET_MASK ((BIT(MICFIL_VAD0_CTRL2_FRAMET_WIDTH) - 1) \ 13147a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL2_FRAMET_SHIFT) 13247a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_FRAMET(v) (((v) << MICFIL_VAD0_CTRL2_FRAMET_SHIFT) \ 13347a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL2_FRAMET_MASK) 13447a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_INPGAIN_SHIFT 8 13547a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_INPGAIN_WIDTH 4 13647a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_INPGAIN_MASK ((BIT(MICFIL_VAD0_CTRL2_INPGAIN_WIDTH) - 1) \ 13747a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL2_INPGAIN_SHIFT) 13847a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_INPGAIN(v) (((v) << MICFIL_VAD0_CTRL2_INPGAIN_SHIFT) \ 13947a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL2_INPGAIN_MASK) 14047a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_HPF_SHIFT 0 14147a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_HPF_WIDTH 2 14247a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_HPF_MASK ((BIT(MICFIL_VAD0_CTRL2_HPF_WIDTH) - 1) \ 14347a70e6fSCosmin Samoila << MICFIL_VAD0_CTRL2_HPF_SHIFT) 14447a70e6fSCosmin Samoila #define MICFIL_VAD0_CTRL2_HPF(v) (((v) << MICFIL_VAD0_CTRL2_HPF_SHIFT) \ 14547a70e6fSCosmin Samoila & MICFIL_VAD0_CTRL2_HPF_MASK) 14647a70e6fSCosmin Samoila 14747a70e6fSCosmin Samoila /* MICFIL HWVAD0 Signal CONFIG Register -- REG_MICFIL_VAD0_SCONFIG */ 148*bd2cffd1SSascha Hauer #define MICFIL_VAD0_SCONFIG_SFILEN BIT(31) 149*bd2cffd1SSascha Hauer #define MICFIL_VAD0_SCONFIG_SMAXEN BIT(30) 15047a70e6fSCosmin Samoila #define MICFIL_VAD0_SCONFIG_SGAIN_SHIFT 0 15147a70e6fSCosmin Samoila #define MICFIL_VAD0_SCONFIG_SGAIN_WIDTH 4 15247a70e6fSCosmin Samoila #define MICFIL_VAD0_SCONFIG_SGAIN_MASK ((BIT(MICFIL_VAD0_SCONFIG_SGAIN_WIDTH) - 1) \ 15347a70e6fSCosmin Samoila << MICFIL_VAD0_SCONFIG_SGAIN_SHIFT) 15447a70e6fSCosmin Samoila #define MICFIL_VAD0_SCONFIG_SGAIN(v) (((v) << MICFIL_VAD0_SCONFIG_SGAIN_SHIFT) \ 15547a70e6fSCosmin Samoila & MICFIL_VAD0_SCONFIG_SGAIN_MASK) 15647a70e6fSCosmin Samoila 15747a70e6fSCosmin Samoila /* MICFIL HWVAD0 Noise CONFIG Register -- REG_MICFIL_VAD0_NCONFIG */ 158*bd2cffd1SSascha Hauer #define MICFIL_VAD0_NCONFIG_NFILAUT BIT(31) 159*bd2cffd1SSascha Hauer #define MICFIL_VAD0_NCONFIG_NMINEN BIT(30) 160*bd2cffd1SSascha Hauer #define MICFIL_VAD0_NCONFIG_NDECEN BIT(29) 161*bd2cffd1SSascha Hauer #define MICFIL_VAD0_NCONFIG_NOREN BIT(28) 16247a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NFILADJ_SHIFT 8 16347a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NFILADJ_WIDTH 5 16447a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NFILADJ_MASK ((BIT(MICFIL_VAD0_NCONFIG_NFILADJ_WIDTH) - 1) \ 16547a70e6fSCosmin Samoila << MICFIL_VAD0_NCONFIG_NFILADJ_SHIFT) 16647a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NFILADJ(v) (((v) << MICFIL_VAD0_NCONFIG_NFILADJ_SHIFT) \ 16747a70e6fSCosmin Samoila & MICFIL_VAD0_NCONFIG_NFILADJ_MASK) 16847a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NGAIN_SHIFT 0 16947a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NGAIN_WIDTH 4 17047a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NGAIN_MASK ((BIT(MICFIL_VAD0_NCONFIG_NGAIN_WIDTH) - 1) \ 17147a70e6fSCosmin Samoila << MICFIL_VAD0_NCONFIG_NGAIN_SHIFT) 17247a70e6fSCosmin Samoila #define MICFIL_VAD0_NCONFIG_NGAIN(v) (((v) << MICFIL_VAD0_NCONFIG_NGAIN_SHIFT) \ 17347a70e6fSCosmin Samoila & MICFIL_VAD0_NCONFIG_NGAIN_MASK) 17447a70e6fSCosmin Samoila 17547a70e6fSCosmin Samoila /* MICFIL HWVAD0 Zero-Crossing Detector - REG_MICFIL_VAD0_ZCD */ 17647a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDTH_SHIFT 16 17747a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDTH_WIDTH 10 17847a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDTH_MASK ((BIT(MICFIL_VAD0_ZCD_ZCDTH_WIDTH) - 1) \ 17947a70e6fSCosmin Samoila << MICFIL_VAD0_ZCD_ZCDTH_SHIFT) 18047a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDTH(v) (((v) << MICFIL_VAD0_ZCD_ZCDTH_SHIFT)\ 18147a70e6fSCosmin Samoila & MICFIL_VAD0_ZCD_ZCDTH_MASK) 18247a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDADJ_SHIFT 8 18347a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDADJ_WIDTH 4 18447a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDADJ_MASK ((BIT(MICFIL_VAD0_ZCD_ZCDADJ_WIDTH) - 1)\ 18547a70e6fSCosmin Samoila << MICFIL_VAD0_ZCD_ZCDADJ_SHIFT) 18647a70e6fSCosmin Samoila #define MICFIL_VAD0_ZCD_ZCDADJ(v) (((v) << MICFIL_VAD0_ZCD_ZCDADJ_SHIFT)\ 18747a70e6fSCosmin Samoila & MICFIL_VAD0_ZCD_ZCDADJ_MASK) 188*bd2cffd1SSascha Hauer #define MICFIL_VAD0_ZCD_ZCDAND BIT(4) 189*bd2cffd1SSascha Hauer #define MICFIL_VAD0_ZCD_ZCDAUT BIT(2) 190*bd2cffd1SSascha Hauer #define MICFIL_VAD0_ZCD_ZCDEN BIT(0) 19147a70e6fSCosmin Samoila 19247a70e6fSCosmin Samoila /* MICFIL HWVAD0 Status Register - REG_MICFIL_VAD0_STAT */ 193*bd2cffd1SSascha Hauer #define MICFIL_VAD0_STAT_INITF BIT(31) 194*bd2cffd1SSascha Hauer #define MICFIL_VAD0_STAT_INSATF BIT(16) 195*bd2cffd1SSascha Hauer #define MICFIL_VAD0_STAT_EF BIT(15) 196*bd2cffd1SSascha Hauer #define MICFIL_VAD0_STAT_IF BIT(0) 19747a70e6fSCosmin Samoila 19847a70e6fSCosmin Samoila /* MICFIL Output Control Register */ 19947a70e6fSCosmin Samoila #define MICFIL_OUTGAIN_CHX_SHIFT(v) (4 * (v)) 20047a70e6fSCosmin Samoila 20147a70e6fSCosmin Samoila /* Constants */ 20247a70e6fSCosmin Samoila #define MICFIL_DMA_IRQ_DISABLED(v) ((v) & MICFIL_CTRL1_DISEL_MASK) 20347a70e6fSCosmin Samoila #define MICFIL_DMA_ENABLED(v) ((0x1 << MICFIL_CTRL1_DISEL_SHIFT) \ 20447a70e6fSCosmin Samoila == ((v) & MICFIL_CTRL1_DISEL_MASK)) 20547a70e6fSCosmin Samoila #define MICFIL_IRQ_ENABLED(v) ((0x2 << MICFIL_CTRL1_DISEL_SHIFT) \ 20647a70e6fSCosmin Samoila == ((v) & MICFIL_CTRL1_DISEL_MASK)) 20747a70e6fSCosmin Samoila #define MICFIL_OUTPUT_CHANNELS 8 20847a70e6fSCosmin Samoila #define MICFIL_FIFO_NUM 8 20947a70e6fSCosmin Samoila 21047a70e6fSCosmin Samoila #define FIFO_PTRWID 3 21147a70e6fSCosmin Samoila #define FIFO_LEN BIT(FIFO_PTRWID) 21247a70e6fSCosmin Samoila 21347a70e6fSCosmin Samoila #define MICFIL_IRQ_LINES 2 21447a70e6fSCosmin Samoila #define MICFIL_MAX_RETRY 25 21547a70e6fSCosmin Samoila #define MICFIL_SLEEP_MIN 90000 /* in us */ 21647a70e6fSCosmin Samoila #define MICFIL_SLEEP_MAX 100000 /* in us */ 21747a70e6fSCosmin Samoila #define MICFIL_DMA_MAXBURST_RX 6 21847a70e6fSCosmin Samoila #define MICFIL_CTRL2_OSR_DEFAULT (0 << MICFIL_CTRL2_CICOSR_SHIFT) 21947a70e6fSCosmin Samoila 22047a70e6fSCosmin Samoila #endif /* _FSL_MICFIL_H */ 221