1 /* 2 * wm8962.c -- WM8962 ALSA SoC Audio driver 3 * 4 * Copyright 2010-2 Wolfson Microelectronics plc 5 * 6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> 7 * 8 * 9 * This program is free software; you can redistribute it and/or modify 10 * it under the terms of the GNU General Public License version 2 as 11 * published by the Free Software Foundation. 12 */ 13 14 #include <linux/module.h> 15 #include <linux/moduleparam.h> 16 #include <linux/init.h> 17 #include <linux/clk.h> 18 #include <linux/delay.h> 19 #include <linux/pm.h> 20 #include <linux/gcd.h> 21 #include <linux/gpio/driver.h> 22 #include <linux/i2c.h> 23 #include <linux/input.h> 24 #include <linux/pm_runtime.h> 25 #include <linux/regmap.h> 26 #include <linux/regulator/consumer.h> 27 #include <linux/slab.h> 28 #include <linux/workqueue.h> 29 #include <linux/mutex.h> 30 #include <sound/core.h> 31 #include <sound/jack.h> 32 #include <sound/pcm.h> 33 #include <sound/pcm_params.h> 34 #include <sound/soc.h> 35 #include <sound/initval.h> 36 #include <sound/tlv.h> 37 #include <sound/wm8962.h> 38 #include <trace/events/asoc.h> 39 40 #include "wm8962.h" 41 42 #define WM8962_NUM_SUPPLIES 8 43 static const char *wm8962_supply_names[WM8962_NUM_SUPPLIES] = { 44 "DCVDD", 45 "DBVDD", 46 "AVDD", 47 "CPVDD", 48 "MICVDD", 49 "PLLVDD", 50 "SPKVDD1", 51 "SPKVDD2", 52 }; 53 54 /* codec private data */ 55 struct wm8962_priv { 56 struct wm8962_pdata pdata; 57 struct regmap *regmap; 58 struct snd_soc_codec *codec; 59 60 int sysclk; 61 int sysclk_rate; 62 63 int bclk; /* Desired BCLK */ 64 int lrclk; 65 66 struct completion fll_lock; 67 int fll_src; 68 int fll_fref; 69 int fll_fout; 70 71 struct mutex dsp2_ena_lock; 72 u16 dsp2_ena; 73 74 struct delayed_work mic_work; 75 struct snd_soc_jack *jack; 76 77 struct regulator_bulk_data supplies[WM8962_NUM_SUPPLIES]; 78 struct notifier_block disable_nb[WM8962_NUM_SUPPLIES]; 79 80 struct input_dev *beep; 81 struct work_struct beep_work; 82 int beep_rate; 83 84 #ifdef CONFIG_GPIOLIB 85 struct gpio_chip gpio_chip; 86 #endif 87 88 int irq; 89 }; 90 91 /* We can't use the same notifier block for more than one supply and 92 * there's no way I can see to get from a callback to the caller 93 * except container_of(). 94 */ 95 #define WM8962_REGULATOR_EVENT(n) \ 96 static int wm8962_regulator_event_##n(struct notifier_block *nb, \ 97 unsigned long event, void *data) \ 98 { \ 99 struct wm8962_priv *wm8962 = container_of(nb, struct wm8962_priv, \ 100 disable_nb[n]); \ 101 if (event & REGULATOR_EVENT_DISABLE) { \ 102 regcache_mark_dirty(wm8962->regmap); \ 103 } \ 104 return 0; \ 105 } 106 107 WM8962_REGULATOR_EVENT(0) 108 WM8962_REGULATOR_EVENT(1) 109 WM8962_REGULATOR_EVENT(2) 110 WM8962_REGULATOR_EVENT(3) 111 WM8962_REGULATOR_EVENT(4) 112 WM8962_REGULATOR_EVENT(5) 113 WM8962_REGULATOR_EVENT(6) 114 WM8962_REGULATOR_EVENT(7) 115 116 static const struct reg_default wm8962_reg[] = { 117 { 0, 0x009F }, /* R0 - Left Input volume */ 118 { 1, 0x049F }, /* R1 - Right Input volume */ 119 { 2, 0x0000 }, /* R2 - HPOUTL volume */ 120 { 3, 0x0000 }, /* R3 - HPOUTR volume */ 121 122 { 5, 0x0018 }, /* R5 - ADC & DAC Control 1 */ 123 { 6, 0x2008 }, /* R6 - ADC & DAC Control 2 */ 124 { 7, 0x000A }, /* R7 - Audio Interface 0 */ 125 126 { 9, 0x0300 }, /* R9 - Audio Interface 1 */ 127 { 10, 0x00C0 }, /* R10 - Left DAC volume */ 128 { 11, 0x00C0 }, /* R11 - Right DAC volume */ 129 130 { 14, 0x0040 }, /* R14 - Audio Interface 2 */ 131 { 15, 0x6243 }, /* R15 - Software Reset */ 132 133 { 17, 0x007B }, /* R17 - ALC1 */ 134 { 18, 0x0000 }, /* R18 - ALC2 */ 135 { 19, 0x1C32 }, /* R19 - ALC3 */ 136 { 20, 0x3200 }, /* R20 - Noise Gate */ 137 { 21, 0x00C0 }, /* R21 - Left ADC volume */ 138 { 22, 0x00C0 }, /* R22 - Right ADC volume */ 139 { 23, 0x0160 }, /* R23 - Additional control(1) */ 140 { 24, 0x0000 }, /* R24 - Additional control(2) */ 141 { 25, 0x0000 }, /* R25 - Pwr Mgmt (1) */ 142 { 26, 0x0000 }, /* R26 - Pwr Mgmt (2) */ 143 { 27, 0x0010 }, /* R27 - Additional Control (3) */ 144 { 28, 0x0000 }, /* R28 - Anti-pop */ 145 146 { 30, 0x005E }, /* R30 - Clocking 3 */ 147 { 31, 0x0000 }, /* R31 - Input mixer control (1) */ 148 { 32, 0x0145 }, /* R32 - Left input mixer volume */ 149 { 33, 0x0145 }, /* R33 - Right input mixer volume */ 150 { 34, 0x0009 }, /* R34 - Input mixer control (2) */ 151 { 35, 0x0003 }, /* R35 - Input bias control */ 152 { 37, 0x0008 }, /* R37 - Left input PGA control */ 153 { 38, 0x0008 }, /* R38 - Right input PGA control */ 154 155 { 40, 0x0000 }, /* R40 - SPKOUTL volume */ 156 { 41, 0x0000 }, /* R41 - SPKOUTR volume */ 157 158 { 49, 0x0010 }, /* R49 - Class D Control 1 */ 159 { 51, 0x0003 }, /* R51 - Class D Control 2 */ 160 161 { 56, 0x0506 }, /* R56 - Clocking 4 */ 162 { 57, 0x0000 }, /* R57 - DAC DSP Mixing (1) */ 163 { 58, 0x0000 }, /* R58 - DAC DSP Mixing (2) */ 164 165 { 60, 0x0300 }, /* R60 - DC Servo 0 */ 166 { 61, 0x0300 }, /* R61 - DC Servo 1 */ 167 168 { 64, 0x0810 }, /* R64 - DC Servo 4 */ 169 170 { 68, 0x001B }, /* R68 - Analogue PGA Bias */ 171 { 69, 0x0000 }, /* R69 - Analogue HP 0 */ 172 173 { 71, 0x01FB }, /* R71 - Analogue HP 2 */ 174 { 72, 0x0000 }, /* R72 - Charge Pump 1 */ 175 176 { 82, 0x0004 }, /* R82 - Charge Pump B */ 177 178 { 87, 0x0000 }, /* R87 - Write Sequencer Control 1 */ 179 180 { 90, 0x0000 }, /* R90 - Write Sequencer Control 2 */ 181 182 { 93, 0x0000 }, /* R93 - Write Sequencer Control 3 */ 183 { 94, 0x0000 }, /* R94 - Control Interface */ 184 185 { 99, 0x0000 }, /* R99 - Mixer Enables */ 186 { 100, 0x0000 }, /* R100 - Headphone Mixer (1) */ 187 { 101, 0x0000 }, /* R101 - Headphone Mixer (2) */ 188 { 102, 0x013F }, /* R102 - Headphone Mixer (3) */ 189 { 103, 0x013F }, /* R103 - Headphone Mixer (4) */ 190 191 { 105, 0x0000 }, /* R105 - Speaker Mixer (1) */ 192 { 106, 0x0000 }, /* R106 - Speaker Mixer (2) */ 193 { 107, 0x013F }, /* R107 - Speaker Mixer (3) */ 194 { 108, 0x013F }, /* R108 - Speaker Mixer (4) */ 195 { 109, 0x0003 }, /* R109 - Speaker Mixer (5) */ 196 { 110, 0x0002 }, /* R110 - Beep Generator (1) */ 197 198 { 115, 0x0006 }, /* R115 - Oscillator Trim (3) */ 199 { 116, 0x0026 }, /* R116 - Oscillator Trim (4) */ 200 201 { 119, 0x0000 }, /* R119 - Oscillator Trim (7) */ 202 203 { 124, 0x0011 }, /* R124 - Analogue Clocking1 */ 204 { 125, 0x004B }, /* R125 - Analogue Clocking2 */ 205 { 126, 0x000D }, /* R126 - Analogue Clocking3 */ 206 { 127, 0x0000 }, /* R127 - PLL Software Reset */ 207 208 { 131, 0x0000 }, /* R131 - PLL 4 */ 209 210 { 136, 0x0067 }, /* R136 - PLL 9 */ 211 { 137, 0x001C }, /* R137 - PLL 10 */ 212 { 138, 0x0071 }, /* R138 - PLL 11 */ 213 { 139, 0x00C7 }, /* R139 - PLL 12 */ 214 { 140, 0x0067 }, /* R140 - PLL 13 */ 215 { 141, 0x0048 }, /* R141 - PLL 14 */ 216 { 142, 0x0022 }, /* R142 - PLL 15 */ 217 { 143, 0x0097 }, /* R143 - PLL 16 */ 218 219 { 155, 0x000C }, /* R155 - FLL Control (1) */ 220 { 156, 0x0039 }, /* R156 - FLL Control (2) */ 221 { 157, 0x0180 }, /* R157 - FLL Control (3) */ 222 223 { 159, 0x0032 }, /* R159 - FLL Control (5) */ 224 { 160, 0x0018 }, /* R160 - FLL Control (6) */ 225 { 161, 0x007D }, /* R161 - FLL Control (7) */ 226 { 162, 0x0008 }, /* R162 - FLL Control (8) */ 227 228 { 252, 0x0005 }, /* R252 - General test 1 */ 229 230 { 256, 0x0000 }, /* R256 - DF1 */ 231 { 257, 0x0000 }, /* R257 - DF2 */ 232 { 258, 0x0000 }, /* R258 - DF3 */ 233 { 259, 0x0000 }, /* R259 - DF4 */ 234 { 260, 0x0000 }, /* R260 - DF5 */ 235 { 261, 0x0000 }, /* R261 - DF6 */ 236 { 262, 0x0000 }, /* R262 - DF7 */ 237 238 { 264, 0x0000 }, /* R264 - LHPF1 */ 239 { 265, 0x0000 }, /* R265 - LHPF2 */ 240 241 { 268, 0x0000 }, /* R268 - THREED1 */ 242 { 269, 0x0000 }, /* R269 - THREED2 */ 243 { 270, 0x0000 }, /* R270 - THREED3 */ 244 { 271, 0x0000 }, /* R271 - THREED4 */ 245 246 { 276, 0x000C }, /* R276 - DRC 1 */ 247 { 277, 0x0925 }, /* R277 - DRC 2 */ 248 { 278, 0x0000 }, /* R278 - DRC 3 */ 249 { 279, 0x0000 }, /* R279 - DRC 4 */ 250 { 280, 0x0000 }, /* R280 - DRC 5 */ 251 252 { 285, 0x0000 }, /* R285 - Tloopback */ 253 254 { 335, 0x0004 }, /* R335 - EQ1 */ 255 { 336, 0x6318 }, /* R336 - EQ2 */ 256 { 337, 0x6300 }, /* R337 - EQ3 */ 257 { 338, 0x0FCA }, /* R338 - EQ4 */ 258 { 339, 0x0400 }, /* R339 - EQ5 */ 259 { 340, 0x00D8 }, /* R340 - EQ6 */ 260 { 341, 0x1EB5 }, /* R341 - EQ7 */ 261 { 342, 0xF145 }, /* R342 - EQ8 */ 262 { 343, 0x0B75 }, /* R343 - EQ9 */ 263 { 344, 0x01C5 }, /* R344 - EQ10 */ 264 { 345, 0x1C58 }, /* R345 - EQ11 */ 265 { 346, 0xF373 }, /* R346 - EQ12 */ 266 { 347, 0x0A54 }, /* R347 - EQ13 */ 267 { 348, 0x0558 }, /* R348 - EQ14 */ 268 { 349, 0x168E }, /* R349 - EQ15 */ 269 { 350, 0xF829 }, /* R350 - EQ16 */ 270 { 351, 0x07AD }, /* R351 - EQ17 */ 271 { 352, 0x1103 }, /* R352 - EQ18 */ 272 { 353, 0x0564 }, /* R353 - EQ19 */ 273 { 354, 0x0559 }, /* R354 - EQ20 */ 274 { 355, 0x4000 }, /* R355 - EQ21 */ 275 { 356, 0x6318 }, /* R356 - EQ22 */ 276 { 357, 0x6300 }, /* R357 - EQ23 */ 277 { 358, 0x0FCA }, /* R358 - EQ24 */ 278 { 359, 0x0400 }, /* R359 - EQ25 */ 279 { 360, 0x00D8 }, /* R360 - EQ26 */ 280 { 361, 0x1EB5 }, /* R361 - EQ27 */ 281 { 362, 0xF145 }, /* R362 - EQ28 */ 282 { 363, 0x0B75 }, /* R363 - EQ29 */ 283 { 364, 0x01C5 }, /* R364 - EQ30 */ 284 { 365, 0x1C58 }, /* R365 - EQ31 */ 285 { 366, 0xF373 }, /* R366 - EQ32 */ 286 { 367, 0x0A54 }, /* R367 - EQ33 */ 287 { 368, 0x0558 }, /* R368 - EQ34 */ 288 { 369, 0x168E }, /* R369 - EQ35 */ 289 { 370, 0xF829 }, /* R370 - EQ36 */ 290 { 371, 0x07AD }, /* R371 - EQ37 */ 291 { 372, 0x1103 }, /* R372 - EQ38 */ 292 { 373, 0x0564 }, /* R373 - EQ39 */ 293 { 374, 0x0559 }, /* R374 - EQ40 */ 294 { 375, 0x4000 }, /* R375 - EQ41 */ 295 296 { 513, 0x0000 }, /* R513 - GPIO 2 */ 297 { 514, 0x0000 }, /* R514 - GPIO 3 */ 298 299 { 516, 0x8100 }, /* R516 - GPIO 5 */ 300 { 517, 0x8100 }, /* R517 - GPIO 6 */ 301 302 { 568, 0x0030 }, /* R568 - Interrupt Status 1 Mask */ 303 { 569, 0xFFED }, /* R569 - Interrupt Status 2 Mask */ 304 305 { 576, 0x0000 }, /* R576 - Interrupt Control */ 306 307 { 584, 0x002D }, /* R584 - IRQ Debounce */ 308 309 { 586, 0x0000 }, /* R586 - MICINT Source Pol */ 310 311 { 768, 0x1C00 }, /* R768 - DSP2 Power Management */ 312 313 { 8192, 0x0000 }, /* R8192 - DSP2 Instruction RAM 0 */ 314 315 { 9216, 0x0030 }, /* R9216 - DSP2 Address RAM 2 */ 316 { 9217, 0x0000 }, /* R9217 - DSP2 Address RAM 1 */ 317 { 9218, 0x0000 }, /* R9218 - DSP2 Address RAM 0 */ 318 319 { 12288, 0x0000 }, /* R12288 - DSP2 Data1 RAM 1 */ 320 { 12289, 0x0000 }, /* R12289 - DSP2 Data1 RAM 0 */ 321 322 { 13312, 0x0000 }, /* R13312 - DSP2 Data2 RAM 1 */ 323 { 13313, 0x0000 }, /* R13313 - DSP2 Data2 RAM 0 */ 324 325 { 14336, 0x0000 }, /* R14336 - DSP2 Data3 RAM 1 */ 326 { 14337, 0x0000 }, /* R14337 - DSP2 Data3 RAM 0 */ 327 328 { 15360, 0x000A }, /* R15360 - DSP2 Coeff RAM 0 */ 329 330 { 16384, 0x0000 }, /* R16384 - RETUNEADC_SHARED_COEFF_1 */ 331 { 16385, 0x0000 }, /* R16385 - RETUNEADC_SHARED_COEFF_0 */ 332 { 16386, 0x0000 }, /* R16386 - RETUNEDAC_SHARED_COEFF_1 */ 333 { 16387, 0x0000 }, /* R16387 - RETUNEDAC_SHARED_COEFF_0 */ 334 { 16388, 0x0000 }, /* R16388 - SOUNDSTAGE_ENABLES_1 */ 335 { 16389, 0x0000 }, /* R16389 - SOUNDSTAGE_ENABLES_0 */ 336 337 { 16896, 0x0002 }, /* R16896 - HDBASS_AI_1 */ 338 { 16897, 0xBD12 }, /* R16897 - HDBASS_AI_0 */ 339 { 16898, 0x007C }, /* R16898 - HDBASS_AR_1 */ 340 { 16899, 0x586C }, /* R16899 - HDBASS_AR_0 */ 341 { 16900, 0x0053 }, /* R16900 - HDBASS_B_1 */ 342 { 16901, 0x8121 }, /* R16901 - HDBASS_B_0 */ 343 { 16902, 0x003F }, /* R16902 - HDBASS_K_1 */ 344 { 16903, 0x8BD8 }, /* R16903 - HDBASS_K_0 */ 345 { 16904, 0x0032 }, /* R16904 - HDBASS_N1_1 */ 346 { 16905, 0xF52D }, /* R16905 - HDBASS_N1_0 */ 347 { 16906, 0x0065 }, /* R16906 - HDBASS_N2_1 */ 348 { 16907, 0xAC8C }, /* R16907 - HDBASS_N2_0 */ 349 { 16908, 0x006B }, /* R16908 - HDBASS_N3_1 */ 350 { 16909, 0xE087 }, /* R16909 - HDBASS_N3_0 */ 351 { 16910, 0x0072 }, /* R16910 - HDBASS_N4_1 */ 352 { 16911, 0x1483 }, /* R16911 - HDBASS_N4_0 */ 353 { 16912, 0x0072 }, /* R16912 - HDBASS_N5_1 */ 354 { 16913, 0x1483 }, /* R16913 - HDBASS_N5_0 */ 355 { 16914, 0x0043 }, /* R16914 - HDBASS_X1_1 */ 356 { 16915, 0x3525 }, /* R16915 - HDBASS_X1_0 */ 357 { 16916, 0x0006 }, /* R16916 - HDBASS_X2_1 */ 358 { 16917, 0x6A4A }, /* R16917 - HDBASS_X2_0 */ 359 { 16918, 0x0043 }, /* R16918 - HDBASS_X3_1 */ 360 { 16919, 0x6079 }, /* R16919 - HDBASS_X3_0 */ 361 { 16920, 0x0008 }, /* R16920 - HDBASS_ATK_1 */ 362 { 16921, 0x0000 }, /* R16921 - HDBASS_ATK_0 */ 363 { 16922, 0x0001 }, /* R16922 - HDBASS_DCY_1 */ 364 { 16923, 0x0000 }, /* R16923 - HDBASS_DCY_0 */ 365 { 16924, 0x0059 }, /* R16924 - HDBASS_PG_1 */ 366 { 16925, 0x999A }, /* R16925 - HDBASS_PG_0 */ 367 368 { 17408, 0x0083 }, /* R17408 - HPF_C_1 */ 369 { 17409, 0x98AD }, /* R17409 - HPF_C_0 */ 370 371 { 17920, 0x007F }, /* R17920 - ADCL_RETUNE_C1_1 */ 372 { 17921, 0xFFFF }, /* R17921 - ADCL_RETUNE_C1_0 */ 373 { 17922, 0x0000 }, /* R17922 - ADCL_RETUNE_C2_1 */ 374 { 17923, 0x0000 }, /* R17923 - ADCL_RETUNE_C2_0 */ 375 { 17924, 0x0000 }, /* R17924 - ADCL_RETUNE_C3_1 */ 376 { 17925, 0x0000 }, /* R17925 - ADCL_RETUNE_C3_0 */ 377 { 17926, 0x0000 }, /* R17926 - ADCL_RETUNE_C4_1 */ 378 { 17927, 0x0000 }, /* R17927 - ADCL_RETUNE_C4_0 */ 379 { 17928, 0x0000 }, /* R17928 - ADCL_RETUNE_C5_1 */ 380 { 17929, 0x0000 }, /* R17929 - ADCL_RETUNE_C5_0 */ 381 { 17930, 0x0000 }, /* R17930 - ADCL_RETUNE_C6_1 */ 382 { 17931, 0x0000 }, /* R17931 - ADCL_RETUNE_C6_0 */ 383 { 17932, 0x0000 }, /* R17932 - ADCL_RETUNE_C7_1 */ 384 { 17933, 0x0000 }, /* R17933 - ADCL_RETUNE_C7_0 */ 385 { 17934, 0x0000 }, /* R17934 - ADCL_RETUNE_C8_1 */ 386 { 17935, 0x0000 }, /* R17935 - ADCL_RETUNE_C8_0 */ 387 { 17936, 0x0000 }, /* R17936 - ADCL_RETUNE_C9_1 */ 388 { 17937, 0x0000 }, /* R17937 - ADCL_RETUNE_C9_0 */ 389 { 17938, 0x0000 }, /* R17938 - ADCL_RETUNE_C10_1 */ 390 { 17939, 0x0000 }, /* R17939 - ADCL_RETUNE_C10_0 */ 391 { 17940, 0x0000 }, /* R17940 - ADCL_RETUNE_C11_1 */ 392 { 17941, 0x0000 }, /* R17941 - ADCL_RETUNE_C11_0 */ 393 { 17942, 0x0000 }, /* R17942 - ADCL_RETUNE_C12_1 */ 394 { 17943, 0x0000 }, /* R17943 - ADCL_RETUNE_C12_0 */ 395 { 17944, 0x0000 }, /* R17944 - ADCL_RETUNE_C13_1 */ 396 { 17945, 0x0000 }, /* R17945 - ADCL_RETUNE_C13_0 */ 397 { 17946, 0x0000 }, /* R17946 - ADCL_RETUNE_C14_1 */ 398 { 17947, 0x0000 }, /* R17947 - ADCL_RETUNE_C14_0 */ 399 { 17948, 0x0000 }, /* R17948 - ADCL_RETUNE_C15_1 */ 400 { 17949, 0x0000 }, /* R17949 - ADCL_RETUNE_C15_0 */ 401 { 17950, 0x0000 }, /* R17950 - ADCL_RETUNE_C16_1 */ 402 { 17951, 0x0000 }, /* R17951 - ADCL_RETUNE_C16_0 */ 403 { 17952, 0x0000 }, /* R17952 - ADCL_RETUNE_C17_1 */ 404 { 17953, 0x0000 }, /* R17953 - ADCL_RETUNE_C17_0 */ 405 { 17954, 0x0000 }, /* R17954 - ADCL_RETUNE_C18_1 */ 406 { 17955, 0x0000 }, /* R17955 - ADCL_RETUNE_C18_0 */ 407 { 17956, 0x0000 }, /* R17956 - ADCL_RETUNE_C19_1 */ 408 { 17957, 0x0000 }, /* R17957 - ADCL_RETUNE_C19_0 */ 409 { 17958, 0x0000 }, /* R17958 - ADCL_RETUNE_C20_1 */ 410 { 17959, 0x0000 }, /* R17959 - ADCL_RETUNE_C20_0 */ 411 { 17960, 0x0000 }, /* R17960 - ADCL_RETUNE_C21_1 */ 412 { 17961, 0x0000 }, /* R17961 - ADCL_RETUNE_C21_0 */ 413 { 17962, 0x0000 }, /* R17962 - ADCL_RETUNE_C22_1 */ 414 { 17963, 0x0000 }, /* R17963 - ADCL_RETUNE_C22_0 */ 415 { 17964, 0x0000 }, /* R17964 - ADCL_RETUNE_C23_1 */ 416 { 17965, 0x0000 }, /* R17965 - ADCL_RETUNE_C23_0 */ 417 { 17966, 0x0000 }, /* R17966 - ADCL_RETUNE_C24_1 */ 418 { 17967, 0x0000 }, /* R17967 - ADCL_RETUNE_C24_0 */ 419 { 17968, 0x0000 }, /* R17968 - ADCL_RETUNE_C25_1 */ 420 { 17969, 0x0000 }, /* R17969 - ADCL_RETUNE_C25_0 */ 421 { 17970, 0x0000 }, /* R17970 - ADCL_RETUNE_C26_1 */ 422 { 17971, 0x0000 }, /* R17971 - ADCL_RETUNE_C26_0 */ 423 { 17972, 0x0000 }, /* R17972 - ADCL_RETUNE_C27_1 */ 424 { 17973, 0x0000 }, /* R17973 - ADCL_RETUNE_C27_0 */ 425 { 17974, 0x0000 }, /* R17974 - ADCL_RETUNE_C28_1 */ 426 { 17975, 0x0000 }, /* R17975 - ADCL_RETUNE_C28_0 */ 427 { 17976, 0x0000 }, /* R17976 - ADCL_RETUNE_C29_1 */ 428 { 17977, 0x0000 }, /* R17977 - ADCL_RETUNE_C29_0 */ 429 { 17978, 0x0000 }, /* R17978 - ADCL_RETUNE_C30_1 */ 430 { 17979, 0x0000 }, /* R17979 - ADCL_RETUNE_C30_0 */ 431 { 17980, 0x0000 }, /* R17980 - ADCL_RETUNE_C31_1 */ 432 { 17981, 0x0000 }, /* R17981 - ADCL_RETUNE_C31_0 */ 433 { 17982, 0x0000 }, /* R17982 - ADCL_RETUNE_C32_1 */ 434 { 17983, 0x0000 }, /* R17983 - ADCL_RETUNE_C32_0 */ 435 436 { 18432, 0x0020 }, /* R18432 - RETUNEADC_PG2_1 */ 437 { 18433, 0x0000 }, /* R18433 - RETUNEADC_PG2_0 */ 438 { 18434, 0x0040 }, /* R18434 - RETUNEADC_PG_1 */ 439 { 18435, 0x0000 }, /* R18435 - RETUNEADC_PG_0 */ 440 441 { 18944, 0x007F }, /* R18944 - ADCR_RETUNE_C1_1 */ 442 { 18945, 0xFFFF }, /* R18945 - ADCR_RETUNE_C1_0 */ 443 { 18946, 0x0000 }, /* R18946 - ADCR_RETUNE_C2_1 */ 444 { 18947, 0x0000 }, /* R18947 - ADCR_RETUNE_C2_0 */ 445 { 18948, 0x0000 }, /* R18948 - ADCR_RETUNE_C3_1 */ 446 { 18949, 0x0000 }, /* R18949 - ADCR_RETUNE_C3_0 */ 447 { 18950, 0x0000 }, /* R18950 - ADCR_RETUNE_C4_1 */ 448 { 18951, 0x0000 }, /* R18951 - ADCR_RETUNE_C4_0 */ 449 { 18952, 0x0000 }, /* R18952 - ADCR_RETUNE_C5_1 */ 450 { 18953, 0x0000 }, /* R18953 - ADCR_RETUNE_C5_0 */ 451 { 18954, 0x0000 }, /* R18954 - ADCR_RETUNE_C6_1 */ 452 { 18955, 0x0000 }, /* R18955 - ADCR_RETUNE_C6_0 */ 453 { 18956, 0x0000 }, /* R18956 - ADCR_RETUNE_C7_1 */ 454 { 18957, 0x0000 }, /* R18957 - ADCR_RETUNE_C7_0 */ 455 { 18958, 0x0000 }, /* R18958 - ADCR_RETUNE_C8_1 */ 456 { 18959, 0x0000 }, /* R18959 - ADCR_RETUNE_C8_0 */ 457 { 18960, 0x0000 }, /* R18960 - ADCR_RETUNE_C9_1 */ 458 { 18961, 0x0000 }, /* R18961 - ADCR_RETUNE_C9_0 */ 459 { 18962, 0x0000 }, /* R18962 - ADCR_RETUNE_C10_1 */ 460 { 18963, 0x0000 }, /* R18963 - ADCR_RETUNE_C10_0 */ 461 { 18964, 0x0000 }, /* R18964 - ADCR_RETUNE_C11_1 */ 462 { 18965, 0x0000 }, /* R18965 - ADCR_RETUNE_C11_0 */ 463 { 18966, 0x0000 }, /* R18966 - ADCR_RETUNE_C12_1 */ 464 { 18967, 0x0000 }, /* R18967 - ADCR_RETUNE_C12_0 */ 465 { 18968, 0x0000 }, /* R18968 - ADCR_RETUNE_C13_1 */ 466 { 18969, 0x0000 }, /* R18969 - ADCR_RETUNE_C13_0 */ 467 { 18970, 0x0000 }, /* R18970 - ADCR_RETUNE_C14_1 */ 468 { 18971, 0x0000 }, /* R18971 - ADCR_RETUNE_C14_0 */ 469 { 18972, 0x0000 }, /* R18972 - ADCR_RETUNE_C15_1 */ 470 { 18973, 0x0000 }, /* R18973 - ADCR_RETUNE_C15_0 */ 471 { 18974, 0x0000 }, /* R18974 - ADCR_RETUNE_C16_1 */ 472 { 18975, 0x0000 }, /* R18975 - ADCR_RETUNE_C16_0 */ 473 { 18976, 0x0000 }, /* R18976 - ADCR_RETUNE_C17_1 */ 474 { 18977, 0x0000 }, /* R18977 - ADCR_RETUNE_C17_0 */ 475 { 18978, 0x0000 }, /* R18978 - ADCR_RETUNE_C18_1 */ 476 { 18979, 0x0000 }, /* R18979 - ADCR_RETUNE_C18_0 */ 477 { 18980, 0x0000 }, /* R18980 - ADCR_RETUNE_C19_1 */ 478 { 18981, 0x0000 }, /* R18981 - ADCR_RETUNE_C19_0 */ 479 { 18982, 0x0000 }, /* R18982 - ADCR_RETUNE_C20_1 */ 480 { 18983, 0x0000 }, /* R18983 - ADCR_RETUNE_C20_0 */ 481 { 18984, 0x0000 }, /* R18984 - ADCR_RETUNE_C21_1 */ 482 { 18985, 0x0000 }, /* R18985 - ADCR_RETUNE_C21_0 */ 483 { 18986, 0x0000 }, /* R18986 - ADCR_RETUNE_C22_1 */ 484 { 18987, 0x0000 }, /* R18987 - ADCR_RETUNE_C22_0 */ 485 { 18988, 0x0000 }, /* R18988 - ADCR_RETUNE_C23_1 */ 486 { 18989, 0x0000 }, /* R18989 - ADCR_RETUNE_C23_0 */ 487 { 18990, 0x0000 }, /* R18990 - ADCR_RETUNE_C24_1 */ 488 { 18991, 0x0000 }, /* R18991 - ADCR_RETUNE_C24_0 */ 489 { 18992, 0x0000 }, /* R18992 - ADCR_RETUNE_C25_1 */ 490 { 18993, 0x0000 }, /* R18993 - ADCR_RETUNE_C25_0 */ 491 { 18994, 0x0000 }, /* R18994 - ADCR_RETUNE_C26_1 */ 492 { 18995, 0x0000 }, /* R18995 - ADCR_RETUNE_C26_0 */ 493 { 18996, 0x0000 }, /* R18996 - ADCR_RETUNE_C27_1 */ 494 { 18997, 0x0000 }, /* R18997 - ADCR_RETUNE_C27_0 */ 495 { 18998, 0x0000 }, /* R18998 - ADCR_RETUNE_C28_1 */ 496 { 18999, 0x0000 }, /* R18999 - ADCR_RETUNE_C28_0 */ 497 { 19000, 0x0000 }, /* R19000 - ADCR_RETUNE_C29_1 */ 498 { 19001, 0x0000 }, /* R19001 - ADCR_RETUNE_C29_0 */ 499 { 19002, 0x0000 }, /* R19002 - ADCR_RETUNE_C30_1 */ 500 { 19003, 0x0000 }, /* R19003 - ADCR_RETUNE_C30_0 */ 501 { 19004, 0x0000 }, /* R19004 - ADCR_RETUNE_C31_1 */ 502 { 19005, 0x0000 }, /* R19005 - ADCR_RETUNE_C31_0 */ 503 { 19006, 0x0000 }, /* R19006 - ADCR_RETUNE_C32_1 */ 504 { 19007, 0x0000 }, /* R19007 - ADCR_RETUNE_C32_0 */ 505 506 { 19456, 0x007F }, /* R19456 - DACL_RETUNE_C1_1 */ 507 { 19457, 0xFFFF }, /* R19457 - DACL_RETUNE_C1_0 */ 508 { 19458, 0x0000 }, /* R19458 - DACL_RETUNE_C2_1 */ 509 { 19459, 0x0000 }, /* R19459 - DACL_RETUNE_C2_0 */ 510 { 19460, 0x0000 }, /* R19460 - DACL_RETUNE_C3_1 */ 511 { 19461, 0x0000 }, /* R19461 - DACL_RETUNE_C3_0 */ 512 { 19462, 0x0000 }, /* R19462 - DACL_RETUNE_C4_1 */ 513 { 19463, 0x0000 }, /* R19463 - DACL_RETUNE_C4_0 */ 514 { 19464, 0x0000 }, /* R19464 - DACL_RETUNE_C5_1 */ 515 { 19465, 0x0000 }, /* R19465 - DACL_RETUNE_C5_0 */ 516 { 19466, 0x0000 }, /* R19466 - DACL_RETUNE_C6_1 */ 517 { 19467, 0x0000 }, /* R19467 - DACL_RETUNE_C6_0 */ 518 { 19468, 0x0000 }, /* R19468 - DACL_RETUNE_C7_1 */ 519 { 19469, 0x0000 }, /* R19469 - DACL_RETUNE_C7_0 */ 520 { 19470, 0x0000 }, /* R19470 - DACL_RETUNE_C8_1 */ 521 { 19471, 0x0000 }, /* R19471 - DACL_RETUNE_C8_0 */ 522 { 19472, 0x0000 }, /* R19472 - DACL_RETUNE_C9_1 */ 523 { 19473, 0x0000 }, /* R19473 - DACL_RETUNE_C9_0 */ 524 { 19474, 0x0000 }, /* R19474 - DACL_RETUNE_C10_1 */ 525 { 19475, 0x0000 }, /* R19475 - DACL_RETUNE_C10_0 */ 526 { 19476, 0x0000 }, /* R19476 - DACL_RETUNE_C11_1 */ 527 { 19477, 0x0000 }, /* R19477 - DACL_RETUNE_C11_0 */ 528 { 19478, 0x0000 }, /* R19478 - DACL_RETUNE_C12_1 */ 529 { 19479, 0x0000 }, /* R19479 - DACL_RETUNE_C12_0 */ 530 { 19480, 0x0000 }, /* R19480 - DACL_RETUNE_C13_1 */ 531 { 19481, 0x0000 }, /* R19481 - DACL_RETUNE_C13_0 */ 532 { 19482, 0x0000 }, /* R19482 - DACL_RETUNE_C14_1 */ 533 { 19483, 0x0000 }, /* R19483 - DACL_RETUNE_C14_0 */ 534 { 19484, 0x0000 }, /* R19484 - DACL_RETUNE_C15_1 */ 535 { 19485, 0x0000 }, /* R19485 - DACL_RETUNE_C15_0 */ 536 { 19486, 0x0000 }, /* R19486 - DACL_RETUNE_C16_1 */ 537 { 19487, 0x0000 }, /* R19487 - DACL_RETUNE_C16_0 */ 538 { 19488, 0x0000 }, /* R19488 - DACL_RETUNE_C17_1 */ 539 { 19489, 0x0000 }, /* R19489 - DACL_RETUNE_C17_0 */ 540 { 19490, 0x0000 }, /* R19490 - DACL_RETUNE_C18_1 */ 541 { 19491, 0x0000 }, /* R19491 - DACL_RETUNE_C18_0 */ 542 { 19492, 0x0000 }, /* R19492 - DACL_RETUNE_C19_1 */ 543 { 19493, 0x0000 }, /* R19493 - DACL_RETUNE_C19_0 */ 544 { 19494, 0x0000 }, /* R19494 - DACL_RETUNE_C20_1 */ 545 { 19495, 0x0000 }, /* R19495 - DACL_RETUNE_C20_0 */ 546 { 19496, 0x0000 }, /* R19496 - DACL_RETUNE_C21_1 */ 547 { 19497, 0x0000 }, /* R19497 - DACL_RETUNE_C21_0 */ 548 { 19498, 0x0000 }, /* R19498 - DACL_RETUNE_C22_1 */ 549 { 19499, 0x0000 }, /* R19499 - DACL_RETUNE_C22_0 */ 550 { 19500, 0x0000 }, /* R19500 - DACL_RETUNE_C23_1 */ 551 { 19501, 0x0000 }, /* R19501 - DACL_RETUNE_C23_0 */ 552 { 19502, 0x0000 }, /* R19502 - DACL_RETUNE_C24_1 */ 553 { 19503, 0x0000 }, /* R19503 - DACL_RETUNE_C24_0 */ 554 { 19504, 0x0000 }, /* R19504 - DACL_RETUNE_C25_1 */ 555 { 19505, 0x0000 }, /* R19505 - DACL_RETUNE_C25_0 */ 556 { 19506, 0x0000 }, /* R19506 - DACL_RETUNE_C26_1 */ 557 { 19507, 0x0000 }, /* R19507 - DACL_RETUNE_C26_0 */ 558 { 19508, 0x0000 }, /* R19508 - DACL_RETUNE_C27_1 */ 559 { 19509, 0x0000 }, /* R19509 - DACL_RETUNE_C27_0 */ 560 { 19510, 0x0000 }, /* R19510 - DACL_RETUNE_C28_1 */ 561 { 19511, 0x0000 }, /* R19511 - DACL_RETUNE_C28_0 */ 562 { 19512, 0x0000 }, /* R19512 - DACL_RETUNE_C29_1 */ 563 { 19513, 0x0000 }, /* R19513 - DACL_RETUNE_C29_0 */ 564 { 19514, 0x0000 }, /* R19514 - DACL_RETUNE_C30_1 */ 565 { 19515, 0x0000 }, /* R19515 - DACL_RETUNE_C30_0 */ 566 { 19516, 0x0000 }, /* R19516 - DACL_RETUNE_C31_1 */ 567 { 19517, 0x0000 }, /* R19517 - DACL_RETUNE_C31_0 */ 568 { 19518, 0x0000 }, /* R19518 - DACL_RETUNE_C32_1 */ 569 { 19519, 0x0000 }, /* R19519 - DACL_RETUNE_C32_0 */ 570 571 { 19968, 0x0020 }, /* R19968 - RETUNEDAC_PG2_1 */ 572 { 19969, 0x0000 }, /* R19969 - RETUNEDAC_PG2_0 */ 573 { 19970, 0x0040 }, /* R19970 - RETUNEDAC_PG_1 */ 574 { 19971, 0x0000 }, /* R19971 - RETUNEDAC_PG_0 */ 575 576 { 20480, 0x007F }, /* R20480 - DACR_RETUNE_C1_1 */ 577 { 20481, 0xFFFF }, /* R20481 - DACR_RETUNE_C1_0 */ 578 { 20482, 0x0000 }, /* R20482 - DACR_RETUNE_C2_1 */ 579 { 20483, 0x0000 }, /* R20483 - DACR_RETUNE_C2_0 */ 580 { 20484, 0x0000 }, /* R20484 - DACR_RETUNE_C3_1 */ 581 { 20485, 0x0000 }, /* R20485 - DACR_RETUNE_C3_0 */ 582 { 20486, 0x0000 }, /* R20486 - DACR_RETUNE_C4_1 */ 583 { 20487, 0x0000 }, /* R20487 - DACR_RETUNE_C4_0 */ 584 { 20488, 0x0000 }, /* R20488 - DACR_RETUNE_C5_1 */ 585 { 20489, 0x0000 }, /* R20489 - DACR_RETUNE_C5_0 */ 586 { 20490, 0x0000 }, /* R20490 - DACR_RETUNE_C6_1 */ 587 { 20491, 0x0000 }, /* R20491 - DACR_RETUNE_C6_0 */ 588 { 20492, 0x0000 }, /* R20492 - DACR_RETUNE_C7_1 */ 589 { 20493, 0x0000 }, /* R20493 - DACR_RETUNE_C7_0 */ 590 { 20494, 0x0000 }, /* R20494 - DACR_RETUNE_C8_1 */ 591 { 20495, 0x0000 }, /* R20495 - DACR_RETUNE_C8_0 */ 592 { 20496, 0x0000 }, /* R20496 - DACR_RETUNE_C9_1 */ 593 { 20497, 0x0000 }, /* R20497 - DACR_RETUNE_C9_0 */ 594 { 20498, 0x0000 }, /* R20498 - DACR_RETUNE_C10_1 */ 595 { 20499, 0x0000 }, /* R20499 - DACR_RETUNE_C10_0 */ 596 { 20500, 0x0000 }, /* R20500 - DACR_RETUNE_C11_1 */ 597 { 20501, 0x0000 }, /* R20501 - DACR_RETUNE_C11_0 */ 598 { 20502, 0x0000 }, /* R20502 - DACR_RETUNE_C12_1 */ 599 { 20503, 0x0000 }, /* R20503 - DACR_RETUNE_C12_0 */ 600 { 20504, 0x0000 }, /* R20504 - DACR_RETUNE_C13_1 */ 601 { 20505, 0x0000 }, /* R20505 - DACR_RETUNE_C13_0 */ 602 { 20506, 0x0000 }, /* R20506 - DACR_RETUNE_C14_1 */ 603 { 20507, 0x0000 }, /* R20507 - DACR_RETUNE_C14_0 */ 604 { 20508, 0x0000 }, /* R20508 - DACR_RETUNE_C15_1 */ 605 { 20509, 0x0000 }, /* R20509 - DACR_RETUNE_C15_0 */ 606 { 20510, 0x0000 }, /* R20510 - DACR_RETUNE_C16_1 */ 607 { 20511, 0x0000 }, /* R20511 - DACR_RETUNE_C16_0 */ 608 { 20512, 0x0000 }, /* R20512 - DACR_RETUNE_C17_1 */ 609 { 20513, 0x0000 }, /* R20513 - DACR_RETUNE_C17_0 */ 610 { 20514, 0x0000 }, /* R20514 - DACR_RETUNE_C18_1 */ 611 { 20515, 0x0000 }, /* R20515 - DACR_RETUNE_C18_0 */ 612 { 20516, 0x0000 }, /* R20516 - DACR_RETUNE_C19_1 */ 613 { 20517, 0x0000 }, /* R20517 - DACR_RETUNE_C19_0 */ 614 { 20518, 0x0000 }, /* R20518 - DACR_RETUNE_C20_1 */ 615 { 20519, 0x0000 }, /* R20519 - DACR_RETUNE_C20_0 */ 616 { 20520, 0x0000 }, /* R20520 - DACR_RETUNE_C21_1 */ 617 { 20521, 0x0000 }, /* R20521 - DACR_RETUNE_C21_0 */ 618 { 20522, 0x0000 }, /* R20522 - DACR_RETUNE_C22_1 */ 619 { 20523, 0x0000 }, /* R20523 - DACR_RETUNE_C22_0 */ 620 { 20524, 0x0000 }, /* R20524 - DACR_RETUNE_C23_1 */ 621 { 20525, 0x0000 }, /* R20525 - DACR_RETUNE_C23_0 */ 622 { 20526, 0x0000 }, /* R20526 - DACR_RETUNE_C24_1 */ 623 { 20527, 0x0000 }, /* R20527 - DACR_RETUNE_C24_0 */ 624 { 20528, 0x0000 }, /* R20528 - DACR_RETUNE_C25_1 */ 625 { 20529, 0x0000 }, /* R20529 - DACR_RETUNE_C25_0 */ 626 { 20530, 0x0000 }, /* R20530 - DACR_RETUNE_C26_1 */ 627 { 20531, 0x0000 }, /* R20531 - DACR_RETUNE_C26_0 */ 628 { 20532, 0x0000 }, /* R20532 - DACR_RETUNE_C27_1 */ 629 { 20533, 0x0000 }, /* R20533 - DACR_RETUNE_C27_0 */ 630 { 20534, 0x0000 }, /* R20534 - DACR_RETUNE_C28_1 */ 631 { 20535, 0x0000 }, /* R20535 - DACR_RETUNE_C28_0 */ 632 { 20536, 0x0000 }, /* R20536 - DACR_RETUNE_C29_1 */ 633 { 20537, 0x0000 }, /* R20537 - DACR_RETUNE_C29_0 */ 634 { 20538, 0x0000 }, /* R20538 - DACR_RETUNE_C30_1 */ 635 { 20539, 0x0000 }, /* R20539 - DACR_RETUNE_C30_0 */ 636 { 20540, 0x0000 }, /* R20540 - DACR_RETUNE_C31_1 */ 637 { 20541, 0x0000 }, /* R20541 - DACR_RETUNE_C31_0 */ 638 { 20542, 0x0000 }, /* R20542 - DACR_RETUNE_C32_1 */ 639 { 20543, 0x0000 }, /* R20543 - DACR_RETUNE_C32_0 */ 640 641 { 20992, 0x008C }, /* R20992 - VSS_XHD2_1 */ 642 { 20993, 0x0200 }, /* R20993 - VSS_XHD2_0 */ 643 { 20994, 0x0035 }, /* R20994 - VSS_XHD3_1 */ 644 { 20995, 0x0700 }, /* R20995 - VSS_XHD3_0 */ 645 { 20996, 0x003A }, /* R20996 - VSS_XHN1_1 */ 646 { 20997, 0x4100 }, /* R20997 - VSS_XHN1_0 */ 647 { 20998, 0x008B }, /* R20998 - VSS_XHN2_1 */ 648 { 20999, 0x7D00 }, /* R20999 - VSS_XHN2_0 */ 649 { 21000, 0x003A }, /* R21000 - VSS_XHN3_1 */ 650 { 21001, 0x4100 }, /* R21001 - VSS_XHN3_0 */ 651 { 21002, 0x008C }, /* R21002 - VSS_XLA_1 */ 652 { 21003, 0xFEE8 }, /* R21003 - VSS_XLA_0 */ 653 { 21004, 0x0078 }, /* R21004 - VSS_XLB_1 */ 654 { 21005, 0x0000 }, /* R21005 - VSS_XLB_0 */ 655 { 21006, 0x003F }, /* R21006 - VSS_XLG_1 */ 656 { 21007, 0xB260 }, /* R21007 - VSS_XLG_0 */ 657 { 21008, 0x002D }, /* R21008 - VSS_PG2_1 */ 658 { 21009, 0x1818 }, /* R21009 - VSS_PG2_0 */ 659 { 21010, 0x0020 }, /* R21010 - VSS_PG_1 */ 660 { 21011, 0x0000 }, /* R21011 - VSS_PG_0 */ 661 { 21012, 0x00F1 }, /* R21012 - VSS_XTD1_1 */ 662 { 21013, 0x8340 }, /* R21013 - VSS_XTD1_0 */ 663 { 21014, 0x00FB }, /* R21014 - VSS_XTD2_1 */ 664 { 21015, 0x8300 }, /* R21015 - VSS_XTD2_0 */ 665 { 21016, 0x00EE }, /* R21016 - VSS_XTD3_1 */ 666 { 21017, 0xAEC0 }, /* R21017 - VSS_XTD3_0 */ 667 { 21018, 0x00FB }, /* R21018 - VSS_XTD4_1 */ 668 { 21019, 0xAC40 }, /* R21019 - VSS_XTD4_0 */ 669 { 21020, 0x00F1 }, /* R21020 - VSS_XTD5_1 */ 670 { 21021, 0x7F80 }, /* R21021 - VSS_XTD5_0 */ 671 { 21022, 0x00F4 }, /* R21022 - VSS_XTD6_1 */ 672 { 21023, 0x3B40 }, /* R21023 - VSS_XTD6_0 */ 673 { 21024, 0x00F5 }, /* R21024 - VSS_XTD7_1 */ 674 { 21025, 0xFB00 }, /* R21025 - VSS_XTD7_0 */ 675 { 21026, 0x00EA }, /* R21026 - VSS_XTD8_1 */ 676 { 21027, 0x10C0 }, /* R21027 - VSS_XTD8_0 */ 677 { 21028, 0x00FC }, /* R21028 - VSS_XTD9_1 */ 678 { 21029, 0xC580 }, /* R21029 - VSS_XTD9_0 */ 679 { 21030, 0x00E2 }, /* R21030 - VSS_XTD10_1 */ 680 { 21031, 0x75C0 }, /* R21031 - VSS_XTD10_0 */ 681 { 21032, 0x0004 }, /* R21032 - VSS_XTD11_1 */ 682 { 21033, 0xB480 }, /* R21033 - VSS_XTD11_0 */ 683 { 21034, 0x00D4 }, /* R21034 - VSS_XTD12_1 */ 684 { 21035, 0xF980 }, /* R21035 - VSS_XTD12_0 */ 685 { 21036, 0x0004 }, /* R21036 - VSS_XTD13_1 */ 686 { 21037, 0x9140 }, /* R21037 - VSS_XTD13_0 */ 687 { 21038, 0x00D8 }, /* R21038 - VSS_XTD14_1 */ 688 { 21039, 0xA480 }, /* R21039 - VSS_XTD14_0 */ 689 { 21040, 0x0002 }, /* R21040 - VSS_XTD15_1 */ 690 { 21041, 0x3DC0 }, /* R21041 - VSS_XTD15_0 */ 691 { 21042, 0x00CF }, /* R21042 - VSS_XTD16_1 */ 692 { 21043, 0x7A80 }, /* R21043 - VSS_XTD16_0 */ 693 { 21044, 0x00DC }, /* R21044 - VSS_XTD17_1 */ 694 { 21045, 0x0600 }, /* R21045 - VSS_XTD17_0 */ 695 { 21046, 0x00F2 }, /* R21046 - VSS_XTD18_1 */ 696 { 21047, 0xDAC0 }, /* R21047 - VSS_XTD18_0 */ 697 { 21048, 0x00BA }, /* R21048 - VSS_XTD19_1 */ 698 { 21049, 0xF340 }, /* R21049 - VSS_XTD19_0 */ 699 { 21050, 0x000A }, /* R21050 - VSS_XTD20_1 */ 700 { 21051, 0x7940 }, /* R21051 - VSS_XTD20_0 */ 701 { 21052, 0x001C }, /* R21052 - VSS_XTD21_1 */ 702 { 21053, 0x0680 }, /* R21053 - VSS_XTD21_0 */ 703 { 21054, 0x00FD }, /* R21054 - VSS_XTD22_1 */ 704 { 21055, 0x2D00 }, /* R21055 - VSS_XTD22_0 */ 705 { 21056, 0x001C }, /* R21056 - VSS_XTD23_1 */ 706 { 21057, 0xE840 }, /* R21057 - VSS_XTD23_0 */ 707 { 21058, 0x000D }, /* R21058 - VSS_XTD24_1 */ 708 { 21059, 0xDC40 }, /* R21059 - VSS_XTD24_0 */ 709 { 21060, 0x00FC }, /* R21060 - VSS_XTD25_1 */ 710 { 21061, 0x9D00 }, /* R21061 - VSS_XTD25_0 */ 711 { 21062, 0x0009 }, /* R21062 - VSS_XTD26_1 */ 712 { 21063, 0x5580 }, /* R21063 - VSS_XTD26_0 */ 713 { 21064, 0x00FE }, /* R21064 - VSS_XTD27_1 */ 714 { 21065, 0x7E80 }, /* R21065 - VSS_XTD27_0 */ 715 { 21066, 0x000E }, /* R21066 - VSS_XTD28_1 */ 716 { 21067, 0xAB40 }, /* R21067 - VSS_XTD28_0 */ 717 { 21068, 0x00F9 }, /* R21068 - VSS_XTD29_1 */ 718 { 21069, 0x9880 }, /* R21069 - VSS_XTD29_0 */ 719 { 21070, 0x0009 }, /* R21070 - VSS_XTD30_1 */ 720 { 21071, 0x87C0 }, /* R21071 - VSS_XTD30_0 */ 721 { 21072, 0x00FD }, /* R21072 - VSS_XTD31_1 */ 722 { 21073, 0x2C40 }, /* R21073 - VSS_XTD31_0 */ 723 { 21074, 0x0009 }, /* R21074 - VSS_XTD32_1 */ 724 { 21075, 0x4800 }, /* R21075 - VSS_XTD32_0 */ 725 { 21076, 0x0003 }, /* R21076 - VSS_XTS1_1 */ 726 { 21077, 0x5F40 }, /* R21077 - VSS_XTS1_0 */ 727 { 21078, 0x0000 }, /* R21078 - VSS_XTS2_1 */ 728 { 21079, 0x8700 }, /* R21079 - VSS_XTS2_0 */ 729 { 21080, 0x00FA }, /* R21080 - VSS_XTS3_1 */ 730 { 21081, 0xE4C0 }, /* R21081 - VSS_XTS3_0 */ 731 { 21082, 0x0000 }, /* R21082 - VSS_XTS4_1 */ 732 { 21083, 0x0B40 }, /* R21083 - VSS_XTS4_0 */ 733 { 21084, 0x0004 }, /* R21084 - VSS_XTS5_1 */ 734 { 21085, 0xE180 }, /* R21085 - VSS_XTS5_0 */ 735 { 21086, 0x0001 }, /* R21086 - VSS_XTS6_1 */ 736 { 21087, 0x1F40 }, /* R21087 - VSS_XTS6_0 */ 737 { 21088, 0x00F8 }, /* R21088 - VSS_XTS7_1 */ 738 { 21089, 0xB000 }, /* R21089 - VSS_XTS7_0 */ 739 { 21090, 0x00FB }, /* R21090 - VSS_XTS8_1 */ 740 { 21091, 0xCBC0 }, /* R21091 - VSS_XTS8_0 */ 741 { 21092, 0x0004 }, /* R21092 - VSS_XTS9_1 */ 742 { 21093, 0xF380 }, /* R21093 - VSS_XTS9_0 */ 743 { 21094, 0x0007 }, /* R21094 - VSS_XTS10_1 */ 744 { 21095, 0xDF40 }, /* R21095 - VSS_XTS10_0 */ 745 { 21096, 0x00FF }, /* R21096 - VSS_XTS11_1 */ 746 { 21097, 0x0700 }, /* R21097 - VSS_XTS11_0 */ 747 { 21098, 0x00EF }, /* R21098 - VSS_XTS12_1 */ 748 { 21099, 0xD700 }, /* R21099 - VSS_XTS12_0 */ 749 { 21100, 0x00FB }, /* R21100 - VSS_XTS13_1 */ 750 { 21101, 0xAF40 }, /* R21101 - VSS_XTS13_0 */ 751 { 21102, 0x0010 }, /* R21102 - VSS_XTS14_1 */ 752 { 21103, 0x8A80 }, /* R21103 - VSS_XTS14_0 */ 753 { 21104, 0x0011 }, /* R21104 - VSS_XTS15_1 */ 754 { 21105, 0x07C0 }, /* R21105 - VSS_XTS15_0 */ 755 { 21106, 0x00E0 }, /* R21106 - VSS_XTS16_1 */ 756 { 21107, 0x0800 }, /* R21107 - VSS_XTS16_0 */ 757 { 21108, 0x00D2 }, /* R21108 - VSS_XTS17_1 */ 758 { 21109, 0x7600 }, /* R21109 - VSS_XTS17_0 */ 759 { 21110, 0x0020 }, /* R21110 - VSS_XTS18_1 */ 760 { 21111, 0xCF40 }, /* R21111 - VSS_XTS18_0 */ 761 { 21112, 0x0030 }, /* R21112 - VSS_XTS19_1 */ 762 { 21113, 0x2340 }, /* R21113 - VSS_XTS19_0 */ 763 { 21114, 0x00FD }, /* R21114 - VSS_XTS20_1 */ 764 { 21115, 0x69C0 }, /* R21115 - VSS_XTS20_0 */ 765 { 21116, 0x0028 }, /* R21116 - VSS_XTS21_1 */ 766 { 21117, 0x3500 }, /* R21117 - VSS_XTS21_0 */ 767 { 21118, 0x0006 }, /* R21118 - VSS_XTS22_1 */ 768 { 21119, 0x3300 }, /* R21119 - VSS_XTS22_0 */ 769 { 21120, 0x00D9 }, /* R21120 - VSS_XTS23_1 */ 770 { 21121, 0xF6C0 }, /* R21121 - VSS_XTS23_0 */ 771 { 21122, 0x00F3 }, /* R21122 - VSS_XTS24_1 */ 772 { 21123, 0x3340 }, /* R21123 - VSS_XTS24_0 */ 773 { 21124, 0x000F }, /* R21124 - VSS_XTS25_1 */ 774 { 21125, 0x4200 }, /* R21125 - VSS_XTS25_0 */ 775 { 21126, 0x0004 }, /* R21126 - VSS_XTS26_1 */ 776 { 21127, 0x0C80 }, /* R21127 - VSS_XTS26_0 */ 777 { 21128, 0x00FB }, /* R21128 - VSS_XTS27_1 */ 778 { 21129, 0x3F80 }, /* R21129 - VSS_XTS27_0 */ 779 { 21130, 0x00F7 }, /* R21130 - VSS_XTS28_1 */ 780 { 21131, 0x57C0 }, /* R21131 - VSS_XTS28_0 */ 781 { 21132, 0x0003 }, /* R21132 - VSS_XTS29_1 */ 782 { 21133, 0x5400 }, /* R21133 - VSS_XTS29_0 */ 783 { 21134, 0x0000 }, /* R21134 - VSS_XTS30_1 */ 784 { 21135, 0xC6C0 }, /* R21135 - VSS_XTS30_0 */ 785 { 21136, 0x0003 }, /* R21136 - VSS_XTS31_1 */ 786 { 21137, 0x12C0 }, /* R21137 - VSS_XTS31_0 */ 787 { 21138, 0x00FD }, /* R21138 - VSS_XTS32_1 */ 788 { 21139, 0x8580 }, /* R21139 - VSS_XTS32_0 */ 789 }; 790 791 static bool wm8962_volatile_register(struct device *dev, unsigned int reg) 792 { 793 switch (reg) { 794 case WM8962_CLOCKING1: 795 case WM8962_CLOCKING2: 796 case WM8962_SOFTWARE_RESET: 797 case WM8962_THERMAL_SHUTDOWN_STATUS: 798 case WM8962_ADDITIONAL_CONTROL_4: 799 case WM8962_DC_SERVO_6: 800 case WM8962_INTERRUPT_STATUS_1: 801 case WM8962_INTERRUPT_STATUS_2: 802 case WM8962_DSP2_EXECCONTROL: 803 return true; 804 default: 805 return false; 806 } 807 } 808 809 static bool wm8962_readable_register(struct device *dev, unsigned int reg) 810 { 811 switch (reg) { 812 case WM8962_LEFT_INPUT_VOLUME: 813 case WM8962_RIGHT_INPUT_VOLUME: 814 case WM8962_HPOUTL_VOLUME: 815 case WM8962_HPOUTR_VOLUME: 816 case WM8962_CLOCKING1: 817 case WM8962_ADC_DAC_CONTROL_1: 818 case WM8962_ADC_DAC_CONTROL_2: 819 case WM8962_AUDIO_INTERFACE_0: 820 case WM8962_CLOCKING2: 821 case WM8962_AUDIO_INTERFACE_1: 822 case WM8962_LEFT_DAC_VOLUME: 823 case WM8962_RIGHT_DAC_VOLUME: 824 case WM8962_AUDIO_INTERFACE_2: 825 case WM8962_SOFTWARE_RESET: 826 case WM8962_ALC1: 827 case WM8962_ALC2: 828 case WM8962_ALC3: 829 case WM8962_NOISE_GATE: 830 case WM8962_LEFT_ADC_VOLUME: 831 case WM8962_RIGHT_ADC_VOLUME: 832 case WM8962_ADDITIONAL_CONTROL_1: 833 case WM8962_ADDITIONAL_CONTROL_2: 834 case WM8962_PWR_MGMT_1: 835 case WM8962_PWR_MGMT_2: 836 case WM8962_ADDITIONAL_CONTROL_3: 837 case WM8962_ANTI_POP: 838 case WM8962_CLOCKING_3: 839 case WM8962_INPUT_MIXER_CONTROL_1: 840 case WM8962_LEFT_INPUT_MIXER_VOLUME: 841 case WM8962_RIGHT_INPUT_MIXER_VOLUME: 842 case WM8962_INPUT_MIXER_CONTROL_2: 843 case WM8962_INPUT_BIAS_CONTROL: 844 case WM8962_LEFT_INPUT_PGA_CONTROL: 845 case WM8962_RIGHT_INPUT_PGA_CONTROL: 846 case WM8962_SPKOUTL_VOLUME: 847 case WM8962_SPKOUTR_VOLUME: 848 case WM8962_THERMAL_SHUTDOWN_STATUS: 849 case WM8962_ADDITIONAL_CONTROL_4: 850 case WM8962_CLASS_D_CONTROL_1: 851 case WM8962_CLASS_D_CONTROL_2: 852 case WM8962_CLOCKING_4: 853 case WM8962_DAC_DSP_MIXING_1: 854 case WM8962_DAC_DSP_MIXING_2: 855 case WM8962_DC_SERVO_0: 856 case WM8962_DC_SERVO_1: 857 case WM8962_DC_SERVO_4: 858 case WM8962_DC_SERVO_6: 859 case WM8962_ANALOGUE_PGA_BIAS: 860 case WM8962_ANALOGUE_HP_0: 861 case WM8962_ANALOGUE_HP_2: 862 case WM8962_CHARGE_PUMP_1: 863 case WM8962_CHARGE_PUMP_B: 864 case WM8962_WRITE_SEQUENCER_CONTROL_1: 865 case WM8962_WRITE_SEQUENCER_CONTROL_2: 866 case WM8962_WRITE_SEQUENCER_CONTROL_3: 867 case WM8962_CONTROL_INTERFACE: 868 case WM8962_MIXER_ENABLES: 869 case WM8962_HEADPHONE_MIXER_1: 870 case WM8962_HEADPHONE_MIXER_2: 871 case WM8962_HEADPHONE_MIXER_3: 872 case WM8962_HEADPHONE_MIXER_4: 873 case WM8962_SPEAKER_MIXER_1: 874 case WM8962_SPEAKER_MIXER_2: 875 case WM8962_SPEAKER_MIXER_3: 876 case WM8962_SPEAKER_MIXER_4: 877 case WM8962_SPEAKER_MIXER_5: 878 case WM8962_BEEP_GENERATOR_1: 879 case WM8962_OSCILLATOR_TRIM_3: 880 case WM8962_OSCILLATOR_TRIM_4: 881 case WM8962_OSCILLATOR_TRIM_7: 882 case WM8962_ANALOGUE_CLOCKING1: 883 case WM8962_ANALOGUE_CLOCKING2: 884 case WM8962_ANALOGUE_CLOCKING3: 885 case WM8962_PLL_SOFTWARE_RESET: 886 case WM8962_PLL2: 887 case WM8962_PLL_4: 888 case WM8962_PLL_9: 889 case WM8962_PLL_10: 890 case WM8962_PLL_11: 891 case WM8962_PLL_12: 892 case WM8962_PLL_13: 893 case WM8962_PLL_14: 894 case WM8962_PLL_15: 895 case WM8962_PLL_16: 896 case WM8962_FLL_CONTROL_1: 897 case WM8962_FLL_CONTROL_2: 898 case WM8962_FLL_CONTROL_3: 899 case WM8962_FLL_CONTROL_5: 900 case WM8962_FLL_CONTROL_6: 901 case WM8962_FLL_CONTROL_7: 902 case WM8962_FLL_CONTROL_8: 903 case WM8962_GENERAL_TEST_1: 904 case WM8962_DF1: 905 case WM8962_DF2: 906 case WM8962_DF3: 907 case WM8962_DF4: 908 case WM8962_DF5: 909 case WM8962_DF6: 910 case WM8962_DF7: 911 case WM8962_LHPF1: 912 case WM8962_LHPF2: 913 case WM8962_THREED1: 914 case WM8962_THREED2: 915 case WM8962_THREED3: 916 case WM8962_THREED4: 917 case WM8962_DRC_1: 918 case WM8962_DRC_2: 919 case WM8962_DRC_3: 920 case WM8962_DRC_4: 921 case WM8962_DRC_5: 922 case WM8962_TLOOPBACK: 923 case WM8962_EQ1: 924 case WM8962_EQ2: 925 case WM8962_EQ3: 926 case WM8962_EQ4: 927 case WM8962_EQ5: 928 case WM8962_EQ6: 929 case WM8962_EQ7: 930 case WM8962_EQ8: 931 case WM8962_EQ9: 932 case WM8962_EQ10: 933 case WM8962_EQ11: 934 case WM8962_EQ12: 935 case WM8962_EQ13: 936 case WM8962_EQ14: 937 case WM8962_EQ15: 938 case WM8962_EQ16: 939 case WM8962_EQ17: 940 case WM8962_EQ18: 941 case WM8962_EQ19: 942 case WM8962_EQ20: 943 case WM8962_EQ21: 944 case WM8962_EQ22: 945 case WM8962_EQ23: 946 case WM8962_EQ24: 947 case WM8962_EQ25: 948 case WM8962_EQ26: 949 case WM8962_EQ27: 950 case WM8962_EQ28: 951 case WM8962_EQ29: 952 case WM8962_EQ30: 953 case WM8962_EQ31: 954 case WM8962_EQ32: 955 case WM8962_EQ33: 956 case WM8962_EQ34: 957 case WM8962_EQ35: 958 case WM8962_EQ36: 959 case WM8962_EQ37: 960 case WM8962_EQ38: 961 case WM8962_EQ39: 962 case WM8962_EQ40: 963 case WM8962_EQ41: 964 case WM8962_GPIO_BASE: 965 case WM8962_GPIO_2: 966 case WM8962_GPIO_3: 967 case WM8962_GPIO_5: 968 case WM8962_GPIO_6: 969 case WM8962_INTERRUPT_STATUS_1: 970 case WM8962_INTERRUPT_STATUS_2: 971 case WM8962_INTERRUPT_STATUS_1_MASK: 972 case WM8962_INTERRUPT_STATUS_2_MASK: 973 case WM8962_INTERRUPT_CONTROL: 974 case WM8962_IRQ_DEBOUNCE: 975 case WM8962_MICINT_SOURCE_POL: 976 case WM8962_DSP2_POWER_MANAGEMENT: 977 case WM8962_DSP2_EXECCONTROL: 978 case WM8962_DSP2_INSTRUCTION_RAM_0: 979 case WM8962_DSP2_ADDRESS_RAM_2: 980 case WM8962_DSP2_ADDRESS_RAM_1: 981 case WM8962_DSP2_ADDRESS_RAM_0: 982 case WM8962_DSP2_DATA1_RAM_1: 983 case WM8962_DSP2_DATA1_RAM_0: 984 case WM8962_DSP2_DATA2_RAM_1: 985 case WM8962_DSP2_DATA2_RAM_0: 986 case WM8962_DSP2_DATA3_RAM_1: 987 case WM8962_DSP2_DATA3_RAM_0: 988 case WM8962_DSP2_COEFF_RAM_0: 989 case WM8962_RETUNEADC_SHARED_COEFF_1: 990 case WM8962_RETUNEADC_SHARED_COEFF_0: 991 case WM8962_RETUNEDAC_SHARED_COEFF_1: 992 case WM8962_RETUNEDAC_SHARED_COEFF_0: 993 case WM8962_SOUNDSTAGE_ENABLES_1: 994 case WM8962_SOUNDSTAGE_ENABLES_0: 995 case WM8962_HDBASS_AI_1: 996 case WM8962_HDBASS_AI_0: 997 case WM8962_HDBASS_AR_1: 998 case WM8962_HDBASS_AR_0: 999 case WM8962_HDBASS_B_1: 1000 case WM8962_HDBASS_B_0: 1001 case WM8962_HDBASS_K_1: 1002 case WM8962_HDBASS_K_0: 1003 case WM8962_HDBASS_N1_1: 1004 case WM8962_HDBASS_N1_0: 1005 case WM8962_HDBASS_N2_1: 1006 case WM8962_HDBASS_N2_0: 1007 case WM8962_HDBASS_N3_1: 1008 case WM8962_HDBASS_N3_0: 1009 case WM8962_HDBASS_N4_1: 1010 case WM8962_HDBASS_N4_0: 1011 case WM8962_HDBASS_N5_1: 1012 case WM8962_HDBASS_N5_0: 1013 case WM8962_HDBASS_X1_1: 1014 case WM8962_HDBASS_X1_0: 1015 case WM8962_HDBASS_X2_1: 1016 case WM8962_HDBASS_X2_0: 1017 case WM8962_HDBASS_X3_1: 1018 case WM8962_HDBASS_X3_0: 1019 case WM8962_HDBASS_ATK_1: 1020 case WM8962_HDBASS_ATK_0: 1021 case WM8962_HDBASS_DCY_1: 1022 case WM8962_HDBASS_DCY_0: 1023 case WM8962_HDBASS_PG_1: 1024 case WM8962_HDBASS_PG_0: 1025 case WM8962_HPF_C_1: 1026 case WM8962_HPF_C_0: 1027 case WM8962_ADCL_RETUNE_C1_1: 1028 case WM8962_ADCL_RETUNE_C1_0: 1029 case WM8962_ADCL_RETUNE_C2_1: 1030 case WM8962_ADCL_RETUNE_C2_0: 1031 case WM8962_ADCL_RETUNE_C3_1: 1032 case WM8962_ADCL_RETUNE_C3_0: 1033 case WM8962_ADCL_RETUNE_C4_1: 1034 case WM8962_ADCL_RETUNE_C4_0: 1035 case WM8962_ADCL_RETUNE_C5_1: 1036 case WM8962_ADCL_RETUNE_C5_0: 1037 case WM8962_ADCL_RETUNE_C6_1: 1038 case WM8962_ADCL_RETUNE_C6_0: 1039 case WM8962_ADCL_RETUNE_C7_1: 1040 case WM8962_ADCL_RETUNE_C7_0: 1041 case WM8962_ADCL_RETUNE_C8_1: 1042 case WM8962_ADCL_RETUNE_C8_0: 1043 case WM8962_ADCL_RETUNE_C9_1: 1044 case WM8962_ADCL_RETUNE_C9_0: 1045 case WM8962_ADCL_RETUNE_C10_1: 1046 case WM8962_ADCL_RETUNE_C10_0: 1047 case WM8962_ADCL_RETUNE_C11_1: 1048 case WM8962_ADCL_RETUNE_C11_0: 1049 case WM8962_ADCL_RETUNE_C12_1: 1050 case WM8962_ADCL_RETUNE_C12_0: 1051 case WM8962_ADCL_RETUNE_C13_1: 1052 case WM8962_ADCL_RETUNE_C13_0: 1053 case WM8962_ADCL_RETUNE_C14_1: 1054 case WM8962_ADCL_RETUNE_C14_0: 1055 case WM8962_ADCL_RETUNE_C15_1: 1056 case WM8962_ADCL_RETUNE_C15_0: 1057 case WM8962_ADCL_RETUNE_C16_1: 1058 case WM8962_ADCL_RETUNE_C16_0: 1059 case WM8962_ADCL_RETUNE_C17_1: 1060 case WM8962_ADCL_RETUNE_C17_0: 1061 case WM8962_ADCL_RETUNE_C18_1: 1062 case WM8962_ADCL_RETUNE_C18_0: 1063 case WM8962_ADCL_RETUNE_C19_1: 1064 case WM8962_ADCL_RETUNE_C19_0: 1065 case WM8962_ADCL_RETUNE_C20_1: 1066 case WM8962_ADCL_RETUNE_C20_0: 1067 case WM8962_ADCL_RETUNE_C21_1: 1068 case WM8962_ADCL_RETUNE_C21_0: 1069 case WM8962_ADCL_RETUNE_C22_1: 1070 case WM8962_ADCL_RETUNE_C22_0: 1071 case WM8962_ADCL_RETUNE_C23_1: 1072 case WM8962_ADCL_RETUNE_C23_0: 1073 case WM8962_ADCL_RETUNE_C24_1: 1074 case WM8962_ADCL_RETUNE_C24_0: 1075 case WM8962_ADCL_RETUNE_C25_1: 1076 case WM8962_ADCL_RETUNE_C25_0: 1077 case WM8962_ADCL_RETUNE_C26_1: 1078 case WM8962_ADCL_RETUNE_C26_0: 1079 case WM8962_ADCL_RETUNE_C27_1: 1080 case WM8962_ADCL_RETUNE_C27_0: 1081 case WM8962_ADCL_RETUNE_C28_1: 1082 case WM8962_ADCL_RETUNE_C28_0: 1083 case WM8962_ADCL_RETUNE_C29_1: 1084 case WM8962_ADCL_RETUNE_C29_0: 1085 case WM8962_ADCL_RETUNE_C30_1: 1086 case WM8962_ADCL_RETUNE_C30_0: 1087 case WM8962_ADCL_RETUNE_C31_1: 1088 case WM8962_ADCL_RETUNE_C31_0: 1089 case WM8962_ADCL_RETUNE_C32_1: 1090 case WM8962_ADCL_RETUNE_C32_0: 1091 case WM8962_RETUNEADC_PG2_1: 1092 case WM8962_RETUNEADC_PG2_0: 1093 case WM8962_RETUNEADC_PG_1: 1094 case WM8962_RETUNEADC_PG_0: 1095 case WM8962_ADCR_RETUNE_C1_1: 1096 case WM8962_ADCR_RETUNE_C1_0: 1097 case WM8962_ADCR_RETUNE_C2_1: 1098 case WM8962_ADCR_RETUNE_C2_0: 1099 case WM8962_ADCR_RETUNE_C3_1: 1100 case WM8962_ADCR_RETUNE_C3_0: 1101 case WM8962_ADCR_RETUNE_C4_1: 1102 case WM8962_ADCR_RETUNE_C4_0: 1103 case WM8962_ADCR_RETUNE_C5_1: 1104 case WM8962_ADCR_RETUNE_C5_0: 1105 case WM8962_ADCR_RETUNE_C6_1: 1106 case WM8962_ADCR_RETUNE_C6_0: 1107 case WM8962_ADCR_RETUNE_C7_1: 1108 case WM8962_ADCR_RETUNE_C7_0: 1109 case WM8962_ADCR_RETUNE_C8_1: 1110 case WM8962_ADCR_RETUNE_C8_0: 1111 case WM8962_ADCR_RETUNE_C9_1: 1112 case WM8962_ADCR_RETUNE_C9_0: 1113 case WM8962_ADCR_RETUNE_C10_1: 1114 case WM8962_ADCR_RETUNE_C10_0: 1115 case WM8962_ADCR_RETUNE_C11_1: 1116 case WM8962_ADCR_RETUNE_C11_0: 1117 case WM8962_ADCR_RETUNE_C12_1: 1118 case WM8962_ADCR_RETUNE_C12_0: 1119 case WM8962_ADCR_RETUNE_C13_1: 1120 case WM8962_ADCR_RETUNE_C13_0: 1121 case WM8962_ADCR_RETUNE_C14_1: 1122 case WM8962_ADCR_RETUNE_C14_0: 1123 case WM8962_ADCR_RETUNE_C15_1: 1124 case WM8962_ADCR_RETUNE_C15_0: 1125 case WM8962_ADCR_RETUNE_C16_1: 1126 case WM8962_ADCR_RETUNE_C16_0: 1127 case WM8962_ADCR_RETUNE_C17_1: 1128 case WM8962_ADCR_RETUNE_C17_0: 1129 case WM8962_ADCR_RETUNE_C18_1: 1130 case WM8962_ADCR_RETUNE_C18_0: 1131 case WM8962_ADCR_RETUNE_C19_1: 1132 case WM8962_ADCR_RETUNE_C19_0: 1133 case WM8962_ADCR_RETUNE_C20_1: 1134 case WM8962_ADCR_RETUNE_C20_0: 1135 case WM8962_ADCR_RETUNE_C21_1: 1136 case WM8962_ADCR_RETUNE_C21_0: 1137 case WM8962_ADCR_RETUNE_C22_1: 1138 case WM8962_ADCR_RETUNE_C22_0: 1139 case WM8962_ADCR_RETUNE_C23_1: 1140 case WM8962_ADCR_RETUNE_C23_0: 1141 case WM8962_ADCR_RETUNE_C24_1: 1142 case WM8962_ADCR_RETUNE_C24_0: 1143 case WM8962_ADCR_RETUNE_C25_1: 1144 case WM8962_ADCR_RETUNE_C25_0: 1145 case WM8962_ADCR_RETUNE_C26_1: 1146 case WM8962_ADCR_RETUNE_C26_0: 1147 case WM8962_ADCR_RETUNE_C27_1: 1148 case WM8962_ADCR_RETUNE_C27_0: 1149 case WM8962_ADCR_RETUNE_C28_1: 1150 case WM8962_ADCR_RETUNE_C28_0: 1151 case WM8962_ADCR_RETUNE_C29_1: 1152 case WM8962_ADCR_RETUNE_C29_0: 1153 case WM8962_ADCR_RETUNE_C30_1: 1154 case WM8962_ADCR_RETUNE_C30_0: 1155 case WM8962_ADCR_RETUNE_C31_1: 1156 case WM8962_ADCR_RETUNE_C31_0: 1157 case WM8962_ADCR_RETUNE_C32_1: 1158 case WM8962_ADCR_RETUNE_C32_0: 1159 case WM8962_DACL_RETUNE_C1_1: 1160 case WM8962_DACL_RETUNE_C1_0: 1161 case WM8962_DACL_RETUNE_C2_1: 1162 case WM8962_DACL_RETUNE_C2_0: 1163 case WM8962_DACL_RETUNE_C3_1: 1164 case WM8962_DACL_RETUNE_C3_0: 1165 case WM8962_DACL_RETUNE_C4_1: 1166 case WM8962_DACL_RETUNE_C4_0: 1167 case WM8962_DACL_RETUNE_C5_1: 1168 case WM8962_DACL_RETUNE_C5_0: 1169 case WM8962_DACL_RETUNE_C6_1: 1170 case WM8962_DACL_RETUNE_C6_0: 1171 case WM8962_DACL_RETUNE_C7_1: 1172 case WM8962_DACL_RETUNE_C7_0: 1173 case WM8962_DACL_RETUNE_C8_1: 1174 case WM8962_DACL_RETUNE_C8_0: 1175 case WM8962_DACL_RETUNE_C9_1: 1176 case WM8962_DACL_RETUNE_C9_0: 1177 case WM8962_DACL_RETUNE_C10_1: 1178 case WM8962_DACL_RETUNE_C10_0: 1179 case WM8962_DACL_RETUNE_C11_1: 1180 case WM8962_DACL_RETUNE_C11_0: 1181 case WM8962_DACL_RETUNE_C12_1: 1182 case WM8962_DACL_RETUNE_C12_0: 1183 case WM8962_DACL_RETUNE_C13_1: 1184 case WM8962_DACL_RETUNE_C13_0: 1185 case WM8962_DACL_RETUNE_C14_1: 1186 case WM8962_DACL_RETUNE_C14_0: 1187 case WM8962_DACL_RETUNE_C15_1: 1188 case WM8962_DACL_RETUNE_C15_0: 1189 case WM8962_DACL_RETUNE_C16_1: 1190 case WM8962_DACL_RETUNE_C16_0: 1191 case WM8962_DACL_RETUNE_C17_1: 1192 case WM8962_DACL_RETUNE_C17_0: 1193 case WM8962_DACL_RETUNE_C18_1: 1194 case WM8962_DACL_RETUNE_C18_0: 1195 case WM8962_DACL_RETUNE_C19_1: 1196 case WM8962_DACL_RETUNE_C19_0: 1197 case WM8962_DACL_RETUNE_C20_1: 1198 case WM8962_DACL_RETUNE_C20_0: 1199 case WM8962_DACL_RETUNE_C21_1: 1200 case WM8962_DACL_RETUNE_C21_0: 1201 case WM8962_DACL_RETUNE_C22_1: 1202 case WM8962_DACL_RETUNE_C22_0: 1203 case WM8962_DACL_RETUNE_C23_1: 1204 case WM8962_DACL_RETUNE_C23_0: 1205 case WM8962_DACL_RETUNE_C24_1: 1206 case WM8962_DACL_RETUNE_C24_0: 1207 case WM8962_DACL_RETUNE_C25_1: 1208 case WM8962_DACL_RETUNE_C25_0: 1209 case WM8962_DACL_RETUNE_C26_1: 1210 case WM8962_DACL_RETUNE_C26_0: 1211 case WM8962_DACL_RETUNE_C27_1: 1212 case WM8962_DACL_RETUNE_C27_0: 1213 case WM8962_DACL_RETUNE_C28_1: 1214 case WM8962_DACL_RETUNE_C28_0: 1215 case WM8962_DACL_RETUNE_C29_1: 1216 case WM8962_DACL_RETUNE_C29_0: 1217 case WM8962_DACL_RETUNE_C30_1: 1218 case WM8962_DACL_RETUNE_C30_0: 1219 case WM8962_DACL_RETUNE_C31_1: 1220 case WM8962_DACL_RETUNE_C31_0: 1221 case WM8962_DACL_RETUNE_C32_1: 1222 case WM8962_DACL_RETUNE_C32_0: 1223 case WM8962_RETUNEDAC_PG2_1: 1224 case WM8962_RETUNEDAC_PG2_0: 1225 case WM8962_RETUNEDAC_PG_1: 1226 case WM8962_RETUNEDAC_PG_0: 1227 case WM8962_DACR_RETUNE_C1_1: 1228 case WM8962_DACR_RETUNE_C1_0: 1229 case WM8962_DACR_RETUNE_C2_1: 1230 case WM8962_DACR_RETUNE_C2_0: 1231 case WM8962_DACR_RETUNE_C3_1: 1232 case WM8962_DACR_RETUNE_C3_0: 1233 case WM8962_DACR_RETUNE_C4_1: 1234 case WM8962_DACR_RETUNE_C4_0: 1235 case WM8962_DACR_RETUNE_C5_1: 1236 case WM8962_DACR_RETUNE_C5_0: 1237 case WM8962_DACR_RETUNE_C6_1: 1238 case WM8962_DACR_RETUNE_C6_0: 1239 case WM8962_DACR_RETUNE_C7_1: 1240 case WM8962_DACR_RETUNE_C7_0: 1241 case WM8962_DACR_RETUNE_C8_1: 1242 case WM8962_DACR_RETUNE_C8_0: 1243 case WM8962_DACR_RETUNE_C9_1: 1244 case WM8962_DACR_RETUNE_C9_0: 1245 case WM8962_DACR_RETUNE_C10_1: 1246 case WM8962_DACR_RETUNE_C10_0: 1247 case WM8962_DACR_RETUNE_C11_1: 1248 case WM8962_DACR_RETUNE_C11_0: 1249 case WM8962_DACR_RETUNE_C12_1: 1250 case WM8962_DACR_RETUNE_C12_0: 1251 case WM8962_DACR_RETUNE_C13_1: 1252 case WM8962_DACR_RETUNE_C13_0: 1253 case WM8962_DACR_RETUNE_C14_1: 1254 case WM8962_DACR_RETUNE_C14_0: 1255 case WM8962_DACR_RETUNE_C15_1: 1256 case WM8962_DACR_RETUNE_C15_0: 1257 case WM8962_DACR_RETUNE_C16_1: 1258 case WM8962_DACR_RETUNE_C16_0: 1259 case WM8962_DACR_RETUNE_C17_1: 1260 case WM8962_DACR_RETUNE_C17_0: 1261 case WM8962_DACR_RETUNE_C18_1: 1262 case WM8962_DACR_RETUNE_C18_0: 1263 case WM8962_DACR_RETUNE_C19_1: 1264 case WM8962_DACR_RETUNE_C19_0: 1265 case WM8962_DACR_RETUNE_C20_1: 1266 case WM8962_DACR_RETUNE_C20_0: 1267 case WM8962_DACR_RETUNE_C21_1: 1268 case WM8962_DACR_RETUNE_C21_0: 1269 case WM8962_DACR_RETUNE_C22_1: 1270 case WM8962_DACR_RETUNE_C22_0: 1271 case WM8962_DACR_RETUNE_C23_1: 1272 case WM8962_DACR_RETUNE_C23_0: 1273 case WM8962_DACR_RETUNE_C24_1: 1274 case WM8962_DACR_RETUNE_C24_0: 1275 case WM8962_DACR_RETUNE_C25_1: 1276 case WM8962_DACR_RETUNE_C25_0: 1277 case WM8962_DACR_RETUNE_C26_1: 1278 case WM8962_DACR_RETUNE_C26_0: 1279 case WM8962_DACR_RETUNE_C27_1: 1280 case WM8962_DACR_RETUNE_C27_0: 1281 case WM8962_DACR_RETUNE_C28_1: 1282 case WM8962_DACR_RETUNE_C28_0: 1283 case WM8962_DACR_RETUNE_C29_1: 1284 case WM8962_DACR_RETUNE_C29_0: 1285 case WM8962_DACR_RETUNE_C30_1: 1286 case WM8962_DACR_RETUNE_C30_0: 1287 case WM8962_DACR_RETUNE_C31_1: 1288 case WM8962_DACR_RETUNE_C31_0: 1289 case WM8962_DACR_RETUNE_C32_1: 1290 case WM8962_DACR_RETUNE_C32_0: 1291 case WM8962_VSS_XHD2_1: 1292 case WM8962_VSS_XHD2_0: 1293 case WM8962_VSS_XHD3_1: 1294 case WM8962_VSS_XHD3_0: 1295 case WM8962_VSS_XHN1_1: 1296 case WM8962_VSS_XHN1_0: 1297 case WM8962_VSS_XHN2_1: 1298 case WM8962_VSS_XHN2_0: 1299 case WM8962_VSS_XHN3_1: 1300 case WM8962_VSS_XHN3_0: 1301 case WM8962_VSS_XLA_1: 1302 case WM8962_VSS_XLA_0: 1303 case WM8962_VSS_XLB_1: 1304 case WM8962_VSS_XLB_0: 1305 case WM8962_VSS_XLG_1: 1306 case WM8962_VSS_XLG_0: 1307 case WM8962_VSS_PG2_1: 1308 case WM8962_VSS_PG2_0: 1309 case WM8962_VSS_PG_1: 1310 case WM8962_VSS_PG_0: 1311 case WM8962_VSS_XTD1_1: 1312 case WM8962_VSS_XTD1_0: 1313 case WM8962_VSS_XTD2_1: 1314 case WM8962_VSS_XTD2_0: 1315 case WM8962_VSS_XTD3_1: 1316 case WM8962_VSS_XTD3_0: 1317 case WM8962_VSS_XTD4_1: 1318 case WM8962_VSS_XTD4_0: 1319 case WM8962_VSS_XTD5_1: 1320 case WM8962_VSS_XTD5_0: 1321 case WM8962_VSS_XTD6_1: 1322 case WM8962_VSS_XTD6_0: 1323 case WM8962_VSS_XTD7_1: 1324 case WM8962_VSS_XTD7_0: 1325 case WM8962_VSS_XTD8_1: 1326 case WM8962_VSS_XTD8_0: 1327 case WM8962_VSS_XTD9_1: 1328 case WM8962_VSS_XTD9_0: 1329 case WM8962_VSS_XTD10_1: 1330 case WM8962_VSS_XTD10_0: 1331 case WM8962_VSS_XTD11_1: 1332 case WM8962_VSS_XTD11_0: 1333 case WM8962_VSS_XTD12_1: 1334 case WM8962_VSS_XTD12_0: 1335 case WM8962_VSS_XTD13_1: 1336 case WM8962_VSS_XTD13_0: 1337 case WM8962_VSS_XTD14_1: 1338 case WM8962_VSS_XTD14_0: 1339 case WM8962_VSS_XTD15_1: 1340 case WM8962_VSS_XTD15_0: 1341 case WM8962_VSS_XTD16_1: 1342 case WM8962_VSS_XTD16_0: 1343 case WM8962_VSS_XTD17_1: 1344 case WM8962_VSS_XTD17_0: 1345 case WM8962_VSS_XTD18_1: 1346 case WM8962_VSS_XTD18_0: 1347 case WM8962_VSS_XTD19_1: 1348 case WM8962_VSS_XTD19_0: 1349 case WM8962_VSS_XTD20_1: 1350 case WM8962_VSS_XTD20_0: 1351 case WM8962_VSS_XTD21_1: 1352 case WM8962_VSS_XTD21_0: 1353 case WM8962_VSS_XTD22_1: 1354 case WM8962_VSS_XTD22_0: 1355 case WM8962_VSS_XTD23_1: 1356 case WM8962_VSS_XTD23_0: 1357 case WM8962_VSS_XTD24_1: 1358 case WM8962_VSS_XTD24_0: 1359 case WM8962_VSS_XTD25_1: 1360 case WM8962_VSS_XTD25_0: 1361 case WM8962_VSS_XTD26_1: 1362 case WM8962_VSS_XTD26_0: 1363 case WM8962_VSS_XTD27_1: 1364 case WM8962_VSS_XTD27_0: 1365 case WM8962_VSS_XTD28_1: 1366 case WM8962_VSS_XTD28_0: 1367 case WM8962_VSS_XTD29_1: 1368 case WM8962_VSS_XTD29_0: 1369 case WM8962_VSS_XTD30_1: 1370 case WM8962_VSS_XTD30_0: 1371 case WM8962_VSS_XTD31_1: 1372 case WM8962_VSS_XTD31_0: 1373 case WM8962_VSS_XTD32_1: 1374 case WM8962_VSS_XTD32_0: 1375 case WM8962_VSS_XTS1_1: 1376 case WM8962_VSS_XTS1_0: 1377 case WM8962_VSS_XTS2_1: 1378 case WM8962_VSS_XTS2_0: 1379 case WM8962_VSS_XTS3_1: 1380 case WM8962_VSS_XTS3_0: 1381 case WM8962_VSS_XTS4_1: 1382 case WM8962_VSS_XTS4_0: 1383 case WM8962_VSS_XTS5_1: 1384 case WM8962_VSS_XTS5_0: 1385 case WM8962_VSS_XTS6_1: 1386 case WM8962_VSS_XTS6_0: 1387 case WM8962_VSS_XTS7_1: 1388 case WM8962_VSS_XTS7_0: 1389 case WM8962_VSS_XTS8_1: 1390 case WM8962_VSS_XTS8_0: 1391 case WM8962_VSS_XTS9_1: 1392 case WM8962_VSS_XTS9_0: 1393 case WM8962_VSS_XTS10_1: 1394 case WM8962_VSS_XTS10_0: 1395 case WM8962_VSS_XTS11_1: 1396 case WM8962_VSS_XTS11_0: 1397 case WM8962_VSS_XTS12_1: 1398 case WM8962_VSS_XTS12_0: 1399 case WM8962_VSS_XTS13_1: 1400 case WM8962_VSS_XTS13_0: 1401 case WM8962_VSS_XTS14_1: 1402 case WM8962_VSS_XTS14_0: 1403 case WM8962_VSS_XTS15_1: 1404 case WM8962_VSS_XTS15_0: 1405 case WM8962_VSS_XTS16_1: 1406 case WM8962_VSS_XTS16_0: 1407 case WM8962_VSS_XTS17_1: 1408 case WM8962_VSS_XTS17_0: 1409 case WM8962_VSS_XTS18_1: 1410 case WM8962_VSS_XTS18_0: 1411 case WM8962_VSS_XTS19_1: 1412 case WM8962_VSS_XTS19_0: 1413 case WM8962_VSS_XTS20_1: 1414 case WM8962_VSS_XTS20_0: 1415 case WM8962_VSS_XTS21_1: 1416 case WM8962_VSS_XTS21_0: 1417 case WM8962_VSS_XTS22_1: 1418 case WM8962_VSS_XTS22_0: 1419 case WM8962_VSS_XTS23_1: 1420 case WM8962_VSS_XTS23_0: 1421 case WM8962_VSS_XTS24_1: 1422 case WM8962_VSS_XTS24_0: 1423 case WM8962_VSS_XTS25_1: 1424 case WM8962_VSS_XTS25_0: 1425 case WM8962_VSS_XTS26_1: 1426 case WM8962_VSS_XTS26_0: 1427 case WM8962_VSS_XTS27_1: 1428 case WM8962_VSS_XTS27_0: 1429 case WM8962_VSS_XTS28_1: 1430 case WM8962_VSS_XTS28_0: 1431 case WM8962_VSS_XTS29_1: 1432 case WM8962_VSS_XTS29_0: 1433 case WM8962_VSS_XTS30_1: 1434 case WM8962_VSS_XTS30_0: 1435 case WM8962_VSS_XTS31_1: 1436 case WM8962_VSS_XTS31_0: 1437 case WM8962_VSS_XTS32_1: 1438 case WM8962_VSS_XTS32_0: 1439 return true; 1440 default: 1441 return false; 1442 } 1443 } 1444 1445 static int wm8962_reset(struct wm8962_priv *wm8962) 1446 { 1447 int ret; 1448 1449 ret = regmap_write(wm8962->regmap, WM8962_SOFTWARE_RESET, 0x6243); 1450 if (ret != 0) 1451 return ret; 1452 1453 return regmap_write(wm8962->regmap, WM8962_PLL_SOFTWARE_RESET, 0); 1454 } 1455 1456 static const DECLARE_TLV_DB_SCALE(inpga_tlv, -2325, 75, 0); 1457 static const DECLARE_TLV_DB_SCALE(mixin_tlv, -1500, 300, 0); 1458 static const DECLARE_TLV_DB_RANGE(mixinpga_tlv, 1459 0, 1, TLV_DB_SCALE_ITEM(0, 600, 0), 1460 2, 2, TLV_DB_SCALE_ITEM(1300, 1300, 0), 1461 3, 4, TLV_DB_SCALE_ITEM(1800, 200, 0), 1462 5, 5, TLV_DB_SCALE_ITEM(2400, 0, 0), 1463 6, 7, TLV_DB_SCALE_ITEM(2700, 300, 0) 1464 ); 1465 static const DECLARE_TLV_DB_SCALE(beep_tlv, -9600, 600, 1); 1466 static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1); 1467 static const DECLARE_TLV_DB_SCALE(st_tlv, -3600, 300, 0); 1468 static const DECLARE_TLV_DB_SCALE(inmix_tlv, -600, 600, 0); 1469 static const DECLARE_TLV_DB_SCALE(bypass_tlv, -1500, 300, 0); 1470 static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1); 1471 static const DECLARE_TLV_DB_SCALE(hp_tlv, -700, 100, 0); 1472 static const DECLARE_TLV_DB_RANGE(classd_tlv, 1473 0, 6, TLV_DB_SCALE_ITEM(0, 150, 0), 1474 7, 7, TLV_DB_SCALE_ITEM(1200, 0, 0) 1475 ); 1476 static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0); 1477 1478 static int wm8962_dsp2_write_config(struct snd_soc_codec *codec) 1479 { 1480 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 1481 1482 return regcache_sync_region(wm8962->regmap, 1483 WM8962_HDBASS_AI_1, WM8962_MAX_REGISTER); 1484 } 1485 1486 static int wm8962_dsp2_set_enable(struct snd_soc_codec *codec, u16 val) 1487 { 1488 u16 adcl = snd_soc_read(codec, WM8962_LEFT_ADC_VOLUME); 1489 u16 adcr = snd_soc_read(codec, WM8962_RIGHT_ADC_VOLUME); 1490 u16 dac = snd_soc_read(codec, WM8962_ADC_DAC_CONTROL_1); 1491 1492 /* Mute the ADCs and DACs */ 1493 snd_soc_write(codec, WM8962_LEFT_ADC_VOLUME, 0); 1494 snd_soc_write(codec, WM8962_RIGHT_ADC_VOLUME, WM8962_ADC_VU); 1495 snd_soc_update_bits(codec, WM8962_ADC_DAC_CONTROL_1, 1496 WM8962_DAC_MUTE, WM8962_DAC_MUTE); 1497 1498 snd_soc_write(codec, WM8962_SOUNDSTAGE_ENABLES_0, val); 1499 1500 /* Restore the ADCs and DACs */ 1501 snd_soc_write(codec, WM8962_LEFT_ADC_VOLUME, adcl); 1502 snd_soc_write(codec, WM8962_RIGHT_ADC_VOLUME, adcr); 1503 snd_soc_update_bits(codec, WM8962_ADC_DAC_CONTROL_1, 1504 WM8962_DAC_MUTE, dac); 1505 1506 return 0; 1507 } 1508 1509 static int wm8962_dsp2_start(struct snd_soc_codec *codec) 1510 { 1511 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 1512 1513 wm8962_dsp2_write_config(codec); 1514 1515 snd_soc_write(codec, WM8962_DSP2_EXECCONTROL, WM8962_DSP2_RUNR); 1516 1517 wm8962_dsp2_set_enable(codec, wm8962->dsp2_ena); 1518 1519 return 0; 1520 } 1521 1522 static int wm8962_dsp2_stop(struct snd_soc_codec *codec) 1523 { 1524 wm8962_dsp2_set_enable(codec, 0); 1525 1526 snd_soc_write(codec, WM8962_DSP2_EXECCONTROL, WM8962_DSP2_STOP); 1527 1528 return 0; 1529 } 1530 1531 #define WM8962_DSP2_ENABLE(xname, xshift) \ 1532 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \ 1533 .info = wm8962_dsp2_ena_info, \ 1534 .get = wm8962_dsp2_ena_get, .put = wm8962_dsp2_ena_put, \ 1535 .private_value = xshift } 1536 1537 static int wm8962_dsp2_ena_info(struct snd_kcontrol *kcontrol, 1538 struct snd_ctl_elem_info *uinfo) 1539 { 1540 uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN; 1541 1542 uinfo->count = 1; 1543 uinfo->value.integer.min = 0; 1544 uinfo->value.integer.max = 1; 1545 1546 return 0; 1547 } 1548 1549 static int wm8962_dsp2_ena_get(struct snd_kcontrol *kcontrol, 1550 struct snd_ctl_elem_value *ucontrol) 1551 { 1552 int shift = kcontrol->private_value; 1553 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); 1554 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 1555 1556 ucontrol->value.integer.value[0] = !!(wm8962->dsp2_ena & 1 << shift); 1557 1558 return 0; 1559 } 1560 1561 static int wm8962_dsp2_ena_put(struct snd_kcontrol *kcontrol, 1562 struct snd_ctl_elem_value *ucontrol) 1563 { 1564 int shift = kcontrol->private_value; 1565 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); 1566 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 1567 int old = wm8962->dsp2_ena; 1568 int ret = 0; 1569 int dsp2_running = snd_soc_read(codec, WM8962_DSP2_POWER_MANAGEMENT) & 1570 WM8962_DSP2_ENA; 1571 1572 mutex_lock(&wm8962->dsp2_ena_lock); 1573 1574 if (ucontrol->value.integer.value[0]) 1575 wm8962->dsp2_ena |= 1 << shift; 1576 else 1577 wm8962->dsp2_ena &= ~(1 << shift); 1578 1579 if (wm8962->dsp2_ena == old) 1580 goto out; 1581 1582 ret = 1; 1583 1584 if (dsp2_running) { 1585 if (wm8962->dsp2_ena) 1586 wm8962_dsp2_set_enable(codec, wm8962->dsp2_ena); 1587 else 1588 wm8962_dsp2_stop(codec); 1589 } 1590 1591 out: 1592 mutex_unlock(&wm8962->dsp2_ena_lock); 1593 1594 return ret; 1595 } 1596 1597 /* The VU bits for the headphones are in a different register to the mute 1598 * bits and only take effect on the PGA if it is actually powered. 1599 */ 1600 static int wm8962_put_hp_sw(struct snd_kcontrol *kcontrol, 1601 struct snd_ctl_elem_value *ucontrol) 1602 { 1603 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); 1604 int ret; 1605 1606 /* Apply the update (if any) */ 1607 ret = snd_soc_put_volsw(kcontrol, ucontrol); 1608 if (ret == 0) 1609 return 0; 1610 1611 /* If the left PGA is enabled hit that VU bit... */ 1612 ret = snd_soc_read(codec, WM8962_PWR_MGMT_2); 1613 if (ret & WM8962_HPOUTL_PGA_ENA) { 1614 snd_soc_write(codec, WM8962_HPOUTL_VOLUME, 1615 snd_soc_read(codec, WM8962_HPOUTL_VOLUME)); 1616 return 1; 1617 } 1618 1619 /* ...otherwise the right. The VU is stereo. */ 1620 if (ret & WM8962_HPOUTR_PGA_ENA) 1621 snd_soc_write(codec, WM8962_HPOUTR_VOLUME, 1622 snd_soc_read(codec, WM8962_HPOUTR_VOLUME)); 1623 1624 return 1; 1625 } 1626 1627 /* The VU bits for the speakers are in a different register to the mute 1628 * bits and only take effect on the PGA if it is actually powered. 1629 */ 1630 static int wm8962_put_spk_sw(struct snd_kcontrol *kcontrol, 1631 struct snd_ctl_elem_value *ucontrol) 1632 { 1633 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); 1634 int ret; 1635 1636 /* Apply the update (if any) */ 1637 ret = snd_soc_put_volsw(kcontrol, ucontrol); 1638 if (ret == 0) 1639 return 0; 1640 1641 /* If the left PGA is enabled hit that VU bit... */ 1642 ret = snd_soc_read(codec, WM8962_PWR_MGMT_2); 1643 if (ret & WM8962_SPKOUTL_PGA_ENA) { 1644 snd_soc_write(codec, WM8962_SPKOUTL_VOLUME, 1645 snd_soc_read(codec, WM8962_SPKOUTL_VOLUME)); 1646 return 1; 1647 } 1648 1649 /* ...otherwise the right. The VU is stereo. */ 1650 if (ret & WM8962_SPKOUTR_PGA_ENA) 1651 snd_soc_write(codec, WM8962_SPKOUTR_VOLUME, 1652 snd_soc_read(codec, WM8962_SPKOUTR_VOLUME)); 1653 1654 return 1; 1655 } 1656 1657 static const char *cap_hpf_mode_text[] = { 1658 "Hi-fi", "Application" 1659 }; 1660 1661 static SOC_ENUM_SINGLE_DECL(cap_hpf_mode, 1662 WM8962_ADC_DAC_CONTROL_2, 10, cap_hpf_mode_text); 1663 1664 1665 static const char *cap_lhpf_mode_text[] = { 1666 "LPF", "HPF" 1667 }; 1668 1669 static SOC_ENUM_SINGLE_DECL(cap_lhpf_mode, 1670 WM8962_LHPF1, 1, cap_lhpf_mode_text); 1671 1672 static const struct snd_kcontrol_new wm8962_snd_controls[] = { 1673 SOC_DOUBLE("Input Mixer Switch", WM8962_INPUT_MIXER_CONTROL_1, 3, 2, 1, 1), 1674 1675 SOC_SINGLE_TLV("MIXINL IN2L Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 6, 7, 0, 1676 mixin_tlv), 1677 SOC_SINGLE_TLV("MIXINL PGA Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 3, 7, 0, 1678 mixinpga_tlv), 1679 SOC_SINGLE_TLV("MIXINL IN3L Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 0, 7, 0, 1680 mixin_tlv), 1681 1682 SOC_SINGLE_TLV("MIXINR IN2R Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 6, 7, 0, 1683 mixin_tlv), 1684 SOC_SINGLE_TLV("MIXINR PGA Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 3, 7, 0, 1685 mixinpga_tlv), 1686 SOC_SINGLE_TLV("MIXINR IN3R Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 0, 7, 0, 1687 mixin_tlv), 1688 1689 SOC_DOUBLE_R_TLV("Digital Capture Volume", WM8962_LEFT_ADC_VOLUME, 1690 WM8962_RIGHT_ADC_VOLUME, 1, 127, 0, digital_tlv), 1691 SOC_DOUBLE_R_TLV("Capture Volume", WM8962_LEFT_INPUT_VOLUME, 1692 WM8962_RIGHT_INPUT_VOLUME, 0, 63, 0, inpga_tlv), 1693 SOC_DOUBLE_R("Capture Switch", WM8962_LEFT_INPUT_VOLUME, 1694 WM8962_RIGHT_INPUT_VOLUME, 7, 1, 1), 1695 SOC_DOUBLE_R("Capture ZC Switch", WM8962_LEFT_INPUT_VOLUME, 1696 WM8962_RIGHT_INPUT_VOLUME, 6, 1, 1), 1697 SOC_SINGLE("Capture HPF Switch", WM8962_ADC_DAC_CONTROL_1, 0, 1, 1), 1698 SOC_ENUM("Capture HPF Mode", cap_hpf_mode), 1699 SOC_SINGLE("Capture HPF Cutoff", WM8962_ADC_DAC_CONTROL_2, 7, 7, 0), 1700 SOC_SINGLE("Capture LHPF Switch", WM8962_LHPF1, 0, 1, 0), 1701 SOC_ENUM("Capture LHPF Mode", cap_lhpf_mode), 1702 1703 SOC_DOUBLE_R_TLV("Sidetone Volume", WM8962_DAC_DSP_MIXING_1, 1704 WM8962_DAC_DSP_MIXING_2, 4, 12, 0, st_tlv), 1705 1706 SOC_DOUBLE_R_TLV("Digital Playback Volume", WM8962_LEFT_DAC_VOLUME, 1707 WM8962_RIGHT_DAC_VOLUME, 1, 127, 0, digital_tlv), 1708 SOC_SINGLE("DAC High Performance Switch", WM8962_ADC_DAC_CONTROL_2, 0, 1, 0), 1709 SOC_SINGLE("DAC L/R Swap Switch", WM8962_AUDIO_INTERFACE_0, 5, 1, 0), 1710 SOC_SINGLE("ADC L/R Swap Switch", WM8962_AUDIO_INTERFACE_0, 8, 1, 0), 1711 1712 SOC_SINGLE("ADC High Performance Switch", WM8962_ADDITIONAL_CONTROL_1, 1713 5, 1, 0), 1714 1715 SOC_SINGLE_TLV("Beep Volume", WM8962_BEEP_GENERATOR_1, 4, 15, 0, beep_tlv), 1716 1717 SOC_DOUBLE_R_TLV("Headphone Volume", WM8962_HPOUTL_VOLUME, 1718 WM8962_HPOUTR_VOLUME, 0, 127, 0, out_tlv), 1719 SOC_DOUBLE_EXT("Headphone Switch", WM8962_PWR_MGMT_2, 1, 0, 1, 1, 1720 snd_soc_get_volsw, wm8962_put_hp_sw), 1721 SOC_DOUBLE_R("Headphone ZC Switch", WM8962_HPOUTL_VOLUME, WM8962_HPOUTR_VOLUME, 1722 7, 1, 0), 1723 SOC_DOUBLE_TLV("Headphone Aux Volume", WM8962_ANALOGUE_HP_2, 3, 6, 7, 0, 1724 hp_tlv), 1725 1726 SOC_DOUBLE_R("Headphone Mixer Switch", WM8962_HEADPHONE_MIXER_3, 1727 WM8962_HEADPHONE_MIXER_4, 8, 1, 1), 1728 1729 SOC_SINGLE_TLV("HPMIXL IN4L Volume", WM8962_HEADPHONE_MIXER_3, 1730 3, 7, 0, bypass_tlv), 1731 SOC_SINGLE_TLV("HPMIXL IN4R Volume", WM8962_HEADPHONE_MIXER_3, 1732 0, 7, 0, bypass_tlv), 1733 SOC_SINGLE_TLV("HPMIXL MIXINL Volume", WM8962_HEADPHONE_MIXER_3, 1734 7, 1, 1, inmix_tlv), 1735 SOC_SINGLE_TLV("HPMIXL MIXINR Volume", WM8962_HEADPHONE_MIXER_3, 1736 6, 1, 1, inmix_tlv), 1737 1738 SOC_SINGLE_TLV("HPMIXR IN4L Volume", WM8962_HEADPHONE_MIXER_4, 1739 3, 7, 0, bypass_tlv), 1740 SOC_SINGLE_TLV("HPMIXR IN4R Volume", WM8962_HEADPHONE_MIXER_4, 1741 0, 7, 0, bypass_tlv), 1742 SOC_SINGLE_TLV("HPMIXR MIXINL Volume", WM8962_HEADPHONE_MIXER_4, 1743 7, 1, 1, inmix_tlv), 1744 SOC_SINGLE_TLV("HPMIXR MIXINR Volume", WM8962_HEADPHONE_MIXER_4, 1745 6, 1, 1, inmix_tlv), 1746 1747 SOC_SINGLE_TLV("Speaker Boost Volume", WM8962_CLASS_D_CONTROL_2, 0, 7, 0, 1748 classd_tlv), 1749 1750 SOC_SINGLE("EQ Switch", WM8962_EQ1, WM8962_EQ_ENA_SHIFT, 1, 0), 1751 SOC_DOUBLE_R_TLV("EQ1 Volume", WM8962_EQ2, WM8962_EQ22, 1752 WM8962_EQL_B1_GAIN_SHIFT, 31, 0, eq_tlv), 1753 SOC_DOUBLE_R_TLV("EQ2 Volume", WM8962_EQ2, WM8962_EQ22, 1754 WM8962_EQL_B2_GAIN_SHIFT, 31, 0, eq_tlv), 1755 SOC_DOUBLE_R_TLV("EQ3 Volume", WM8962_EQ2, WM8962_EQ22, 1756 WM8962_EQL_B3_GAIN_SHIFT, 31, 0, eq_tlv), 1757 SOC_DOUBLE_R_TLV("EQ4 Volume", WM8962_EQ3, WM8962_EQ23, 1758 WM8962_EQL_B4_GAIN_SHIFT, 31, 0, eq_tlv), 1759 SOC_DOUBLE_R_TLV("EQ5 Volume", WM8962_EQ3, WM8962_EQ23, 1760 WM8962_EQL_B5_GAIN_SHIFT, 31, 0, eq_tlv), 1761 SND_SOC_BYTES("EQL Coefficients", WM8962_EQ4, 18), 1762 SND_SOC_BYTES("EQR Coefficients", WM8962_EQ24, 18), 1763 1764 1765 SOC_SINGLE("3D Switch", WM8962_THREED1, 0, 1, 0), 1766 SND_SOC_BYTES_MASK("3D Coefficients", WM8962_THREED1, 4, WM8962_THREED_ENA), 1767 1768 SOC_SINGLE("DF1 Switch", WM8962_DF1, 0, 1, 0), 1769 SND_SOC_BYTES_MASK("DF1 Coefficients", WM8962_DF1, 7, WM8962_DF1_ENA), 1770 1771 SOC_SINGLE("DRC Switch", WM8962_DRC_1, 0, 1, 0), 1772 SND_SOC_BYTES_MASK("DRC Coefficients", WM8962_DRC_1, 5, WM8962_DRC_ENA), 1773 1774 WM8962_DSP2_ENABLE("VSS Switch", WM8962_VSS_ENA_SHIFT), 1775 SND_SOC_BYTES("VSS Coefficients", WM8962_VSS_XHD2_1, 148), 1776 WM8962_DSP2_ENABLE("HPF1 Switch", WM8962_HPF1_ENA_SHIFT), 1777 WM8962_DSP2_ENABLE("HPF2 Switch", WM8962_HPF2_ENA_SHIFT), 1778 SND_SOC_BYTES("HPF Coefficients", WM8962_LHPF2, 1), 1779 WM8962_DSP2_ENABLE("HD Bass Switch", WM8962_HDBASS_ENA_SHIFT), 1780 SND_SOC_BYTES("HD Bass Coefficients", WM8962_HDBASS_AI_1, 30), 1781 1782 SOC_DOUBLE("ALC Switch", WM8962_ALC1, WM8962_ALCL_ENA_SHIFT, 1783 WM8962_ALCR_ENA_SHIFT, 1, 0), 1784 SND_SOC_BYTES_MASK("ALC Coefficients", WM8962_ALC1, 4, 1785 WM8962_ALCL_ENA_MASK | WM8962_ALCR_ENA_MASK), 1786 }; 1787 1788 static const struct snd_kcontrol_new wm8962_spk_mono_controls[] = { 1789 SOC_SINGLE_TLV("Speaker Volume", WM8962_SPKOUTL_VOLUME, 0, 127, 0, out_tlv), 1790 SOC_SINGLE_EXT("Speaker Switch", WM8962_CLASS_D_CONTROL_1, 1, 1, 1, 1791 snd_soc_get_volsw, wm8962_put_spk_sw), 1792 SOC_SINGLE("Speaker ZC Switch", WM8962_SPKOUTL_VOLUME, 7, 1, 0), 1793 1794 SOC_SINGLE("Speaker Mixer Switch", WM8962_SPEAKER_MIXER_3, 8, 1, 1), 1795 SOC_SINGLE_TLV("Speaker Mixer IN4L Volume", WM8962_SPEAKER_MIXER_3, 1796 3, 7, 0, bypass_tlv), 1797 SOC_SINGLE_TLV("Speaker Mixer IN4R Volume", WM8962_SPEAKER_MIXER_3, 1798 0, 7, 0, bypass_tlv), 1799 SOC_SINGLE_TLV("Speaker Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_3, 1800 7, 1, 1, inmix_tlv), 1801 SOC_SINGLE_TLV("Speaker Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_3, 1802 6, 1, 1, inmix_tlv), 1803 SOC_SINGLE_TLV("Speaker Mixer DACL Volume", WM8962_SPEAKER_MIXER_5, 1804 7, 1, 0, inmix_tlv), 1805 SOC_SINGLE_TLV("Speaker Mixer DACR Volume", WM8962_SPEAKER_MIXER_5, 1806 6, 1, 0, inmix_tlv), 1807 }; 1808 1809 static const struct snd_kcontrol_new wm8962_spk_stereo_controls[] = { 1810 SOC_DOUBLE_R_TLV("Speaker Volume", WM8962_SPKOUTL_VOLUME, 1811 WM8962_SPKOUTR_VOLUME, 0, 127, 0, out_tlv), 1812 SOC_DOUBLE_EXT("Speaker Switch", WM8962_CLASS_D_CONTROL_1, 1, 0, 1, 1, 1813 snd_soc_get_volsw, wm8962_put_spk_sw), 1814 SOC_DOUBLE_R("Speaker ZC Switch", WM8962_SPKOUTL_VOLUME, WM8962_SPKOUTR_VOLUME, 1815 7, 1, 0), 1816 1817 SOC_DOUBLE_R("Speaker Mixer Switch", WM8962_SPEAKER_MIXER_3, 1818 WM8962_SPEAKER_MIXER_4, 8, 1, 1), 1819 1820 SOC_SINGLE_TLV("SPKOUTL Mixer IN4L Volume", WM8962_SPEAKER_MIXER_3, 1821 3, 7, 0, bypass_tlv), 1822 SOC_SINGLE_TLV("SPKOUTL Mixer IN4R Volume", WM8962_SPEAKER_MIXER_3, 1823 0, 7, 0, bypass_tlv), 1824 SOC_SINGLE_TLV("SPKOUTL Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_3, 1825 7, 1, 1, inmix_tlv), 1826 SOC_SINGLE_TLV("SPKOUTL Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_3, 1827 6, 1, 1, inmix_tlv), 1828 SOC_SINGLE_TLV("SPKOUTL Mixer DACL Volume", WM8962_SPEAKER_MIXER_5, 1829 7, 1, 0, inmix_tlv), 1830 SOC_SINGLE_TLV("SPKOUTL Mixer DACR Volume", WM8962_SPEAKER_MIXER_5, 1831 6, 1, 0, inmix_tlv), 1832 1833 SOC_SINGLE_TLV("SPKOUTR Mixer IN4L Volume", WM8962_SPEAKER_MIXER_4, 1834 3, 7, 0, bypass_tlv), 1835 SOC_SINGLE_TLV("SPKOUTR Mixer IN4R Volume", WM8962_SPEAKER_MIXER_4, 1836 0, 7, 0, bypass_tlv), 1837 SOC_SINGLE_TLV("SPKOUTR Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_4, 1838 7, 1, 1, inmix_tlv), 1839 SOC_SINGLE_TLV("SPKOUTR Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_4, 1840 6, 1, 1, inmix_tlv), 1841 SOC_SINGLE_TLV("SPKOUTR Mixer DACL Volume", WM8962_SPEAKER_MIXER_5, 1842 5, 1, 0, inmix_tlv), 1843 SOC_SINGLE_TLV("SPKOUTR Mixer DACR Volume", WM8962_SPEAKER_MIXER_5, 1844 4, 1, 0, inmix_tlv), 1845 }; 1846 1847 static int cp_event(struct snd_soc_dapm_widget *w, 1848 struct snd_kcontrol *kcontrol, int event) 1849 { 1850 switch (event) { 1851 case SND_SOC_DAPM_POST_PMU: 1852 msleep(5); 1853 break; 1854 1855 default: 1856 WARN(1, "Invalid event %d\n", event); 1857 return -EINVAL; 1858 } 1859 1860 return 0; 1861 } 1862 1863 static int hp_event(struct snd_soc_dapm_widget *w, 1864 struct snd_kcontrol *kcontrol, int event) 1865 { 1866 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); 1867 int timeout; 1868 int reg; 1869 int expected = (WM8962_DCS_STARTUP_DONE_HP1L | 1870 WM8962_DCS_STARTUP_DONE_HP1R); 1871 1872 switch (event) { 1873 case SND_SOC_DAPM_POST_PMU: 1874 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1875 WM8962_HP1L_ENA | WM8962_HP1R_ENA, 1876 WM8962_HP1L_ENA | WM8962_HP1R_ENA); 1877 udelay(20); 1878 1879 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1880 WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY, 1881 WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY); 1882 1883 /* Start the DC servo */ 1884 snd_soc_update_bits(codec, WM8962_DC_SERVO_1, 1885 WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA | 1886 WM8962_HP1L_DCS_STARTUP | 1887 WM8962_HP1R_DCS_STARTUP, 1888 WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA | 1889 WM8962_HP1L_DCS_STARTUP | 1890 WM8962_HP1R_DCS_STARTUP); 1891 1892 /* Wait for it to complete, should be well under 100ms */ 1893 timeout = 0; 1894 do { 1895 msleep(1); 1896 reg = snd_soc_read(codec, WM8962_DC_SERVO_6); 1897 if (reg < 0) { 1898 dev_err(codec->dev, 1899 "Failed to read DCS status: %d\n", 1900 reg); 1901 continue; 1902 } 1903 dev_dbg(codec->dev, "DCS status: %x\n", reg); 1904 } while (++timeout < 200 && (reg & expected) != expected); 1905 1906 if ((reg & expected) != expected) 1907 dev_err(codec->dev, "DC servo timed out\n"); 1908 else 1909 dev_dbg(codec->dev, "DC servo complete after %dms\n", 1910 timeout); 1911 1912 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1913 WM8962_HP1L_ENA_OUTP | 1914 WM8962_HP1R_ENA_OUTP, 1915 WM8962_HP1L_ENA_OUTP | 1916 WM8962_HP1R_ENA_OUTP); 1917 udelay(20); 1918 1919 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1920 WM8962_HP1L_RMV_SHORT | 1921 WM8962_HP1R_RMV_SHORT, 1922 WM8962_HP1L_RMV_SHORT | 1923 WM8962_HP1R_RMV_SHORT); 1924 break; 1925 1926 case SND_SOC_DAPM_PRE_PMD: 1927 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1928 WM8962_HP1L_RMV_SHORT | 1929 WM8962_HP1R_RMV_SHORT, 0); 1930 1931 udelay(20); 1932 1933 snd_soc_update_bits(codec, WM8962_DC_SERVO_1, 1934 WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA | 1935 WM8962_HP1L_DCS_STARTUP | 1936 WM8962_HP1R_DCS_STARTUP, 1937 0); 1938 1939 snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0, 1940 WM8962_HP1L_ENA | WM8962_HP1R_ENA | 1941 WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY | 1942 WM8962_HP1L_ENA_OUTP | 1943 WM8962_HP1R_ENA_OUTP, 0); 1944 1945 break; 1946 1947 default: 1948 WARN(1, "Invalid event %d\n", event); 1949 return -EINVAL; 1950 1951 } 1952 1953 return 0; 1954 } 1955 1956 /* VU bits for the output PGAs only take effect while the PGA is powered */ 1957 static int out_pga_event(struct snd_soc_dapm_widget *w, 1958 struct snd_kcontrol *kcontrol, int event) 1959 { 1960 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); 1961 int reg; 1962 1963 switch (w->shift) { 1964 case WM8962_HPOUTR_PGA_ENA_SHIFT: 1965 reg = WM8962_HPOUTR_VOLUME; 1966 break; 1967 case WM8962_HPOUTL_PGA_ENA_SHIFT: 1968 reg = WM8962_HPOUTL_VOLUME; 1969 break; 1970 case WM8962_SPKOUTR_PGA_ENA_SHIFT: 1971 reg = WM8962_SPKOUTR_VOLUME; 1972 break; 1973 case WM8962_SPKOUTL_PGA_ENA_SHIFT: 1974 reg = WM8962_SPKOUTL_VOLUME; 1975 break; 1976 default: 1977 WARN(1, "Invalid shift %d\n", w->shift); 1978 return -EINVAL; 1979 } 1980 1981 switch (event) { 1982 case SND_SOC_DAPM_POST_PMU: 1983 return snd_soc_write(codec, reg, snd_soc_read(codec, reg)); 1984 default: 1985 WARN(1, "Invalid event %d\n", event); 1986 return -EINVAL; 1987 } 1988 } 1989 1990 static int dsp2_event(struct snd_soc_dapm_widget *w, 1991 struct snd_kcontrol *kcontrol, int event) 1992 { 1993 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); 1994 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 1995 1996 switch (event) { 1997 case SND_SOC_DAPM_POST_PMU: 1998 if (wm8962->dsp2_ena) 1999 wm8962_dsp2_start(codec); 2000 break; 2001 2002 case SND_SOC_DAPM_PRE_PMD: 2003 if (wm8962->dsp2_ena) 2004 wm8962_dsp2_stop(codec); 2005 break; 2006 2007 default: 2008 WARN(1, "Invalid event %d\n", event); 2009 return -EINVAL; 2010 } 2011 2012 return 0; 2013 } 2014 2015 static const char *st_text[] = { "None", "Left", "Right" }; 2016 2017 static SOC_ENUM_SINGLE_DECL(str_enum, 2018 WM8962_DAC_DSP_MIXING_1, 2, st_text); 2019 2020 static const struct snd_kcontrol_new str_mux = 2021 SOC_DAPM_ENUM("Right Sidetone", str_enum); 2022 2023 static SOC_ENUM_SINGLE_DECL(stl_enum, 2024 WM8962_DAC_DSP_MIXING_2, 2, st_text); 2025 2026 static const struct snd_kcontrol_new stl_mux = 2027 SOC_DAPM_ENUM("Left Sidetone", stl_enum); 2028 2029 static const char *outmux_text[] = { "DAC", "Mixer" }; 2030 2031 static SOC_ENUM_SINGLE_DECL(spkoutr_enum, 2032 WM8962_SPEAKER_MIXER_2, 7, outmux_text); 2033 2034 static const struct snd_kcontrol_new spkoutr_mux = 2035 SOC_DAPM_ENUM("SPKOUTR Mux", spkoutr_enum); 2036 2037 static SOC_ENUM_SINGLE_DECL(spkoutl_enum, 2038 WM8962_SPEAKER_MIXER_1, 7, outmux_text); 2039 2040 static const struct snd_kcontrol_new spkoutl_mux = 2041 SOC_DAPM_ENUM("SPKOUTL Mux", spkoutl_enum); 2042 2043 static SOC_ENUM_SINGLE_DECL(hpoutr_enum, 2044 WM8962_HEADPHONE_MIXER_2, 7, outmux_text); 2045 2046 static const struct snd_kcontrol_new hpoutr_mux = 2047 SOC_DAPM_ENUM("HPOUTR Mux", hpoutr_enum); 2048 2049 static SOC_ENUM_SINGLE_DECL(hpoutl_enum, 2050 WM8962_HEADPHONE_MIXER_1, 7, outmux_text); 2051 2052 static const struct snd_kcontrol_new hpoutl_mux = 2053 SOC_DAPM_ENUM("HPOUTL Mux", hpoutl_enum); 2054 2055 static const struct snd_kcontrol_new inpgal[] = { 2056 SOC_DAPM_SINGLE("IN1L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 3, 1, 0), 2057 SOC_DAPM_SINGLE("IN2L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 2, 1, 0), 2058 SOC_DAPM_SINGLE("IN3L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 1, 1, 0), 2059 SOC_DAPM_SINGLE("IN4L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 0, 1, 0), 2060 }; 2061 2062 static const struct snd_kcontrol_new inpgar[] = { 2063 SOC_DAPM_SINGLE("IN1R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 3, 1, 0), 2064 SOC_DAPM_SINGLE("IN2R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 2, 1, 0), 2065 SOC_DAPM_SINGLE("IN3R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 1, 1, 0), 2066 SOC_DAPM_SINGLE("IN4R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 0, 1, 0), 2067 }; 2068 2069 static const struct snd_kcontrol_new mixinl[] = { 2070 SOC_DAPM_SINGLE("IN2L Switch", WM8962_INPUT_MIXER_CONTROL_2, 5, 1, 0), 2071 SOC_DAPM_SINGLE("IN3L Switch", WM8962_INPUT_MIXER_CONTROL_2, 4, 1, 0), 2072 SOC_DAPM_SINGLE("PGA Switch", WM8962_INPUT_MIXER_CONTROL_2, 3, 1, 0), 2073 }; 2074 2075 static const struct snd_kcontrol_new mixinr[] = { 2076 SOC_DAPM_SINGLE("IN2R Switch", WM8962_INPUT_MIXER_CONTROL_2, 2, 1, 0), 2077 SOC_DAPM_SINGLE("IN3R Switch", WM8962_INPUT_MIXER_CONTROL_2, 1, 1, 0), 2078 SOC_DAPM_SINGLE("PGA Switch", WM8962_INPUT_MIXER_CONTROL_2, 0, 1, 0), 2079 }; 2080 2081 static const struct snd_kcontrol_new hpmixl[] = { 2082 SOC_DAPM_SINGLE("DACL Switch", WM8962_HEADPHONE_MIXER_1, 5, 1, 0), 2083 SOC_DAPM_SINGLE("DACR Switch", WM8962_HEADPHONE_MIXER_1, 4, 1, 0), 2084 SOC_DAPM_SINGLE("MIXINL Switch", WM8962_HEADPHONE_MIXER_1, 3, 1, 0), 2085 SOC_DAPM_SINGLE("MIXINR Switch", WM8962_HEADPHONE_MIXER_1, 2, 1, 0), 2086 SOC_DAPM_SINGLE("IN4L Switch", WM8962_HEADPHONE_MIXER_1, 1, 1, 0), 2087 SOC_DAPM_SINGLE("IN4R Switch", WM8962_HEADPHONE_MIXER_1, 0, 1, 0), 2088 }; 2089 2090 static const struct snd_kcontrol_new hpmixr[] = { 2091 SOC_DAPM_SINGLE("DACL Switch", WM8962_HEADPHONE_MIXER_2, 5, 1, 0), 2092 SOC_DAPM_SINGLE("DACR Switch", WM8962_HEADPHONE_MIXER_2, 4, 1, 0), 2093 SOC_DAPM_SINGLE("MIXINL Switch", WM8962_HEADPHONE_MIXER_2, 3, 1, 0), 2094 SOC_DAPM_SINGLE("MIXINR Switch", WM8962_HEADPHONE_MIXER_2, 2, 1, 0), 2095 SOC_DAPM_SINGLE("IN4L Switch", WM8962_HEADPHONE_MIXER_2, 1, 1, 0), 2096 SOC_DAPM_SINGLE("IN4R Switch", WM8962_HEADPHONE_MIXER_2, 0, 1, 0), 2097 }; 2098 2099 static const struct snd_kcontrol_new spkmixl[] = { 2100 SOC_DAPM_SINGLE("DACL Switch", WM8962_SPEAKER_MIXER_1, 5, 1, 0), 2101 SOC_DAPM_SINGLE("DACR Switch", WM8962_SPEAKER_MIXER_1, 4, 1, 0), 2102 SOC_DAPM_SINGLE("MIXINL Switch", WM8962_SPEAKER_MIXER_1, 3, 1, 0), 2103 SOC_DAPM_SINGLE("MIXINR Switch", WM8962_SPEAKER_MIXER_1, 2, 1, 0), 2104 SOC_DAPM_SINGLE("IN4L Switch", WM8962_SPEAKER_MIXER_1, 1, 1, 0), 2105 SOC_DAPM_SINGLE("IN4R Switch", WM8962_SPEAKER_MIXER_1, 0, 1, 0), 2106 }; 2107 2108 static const struct snd_kcontrol_new spkmixr[] = { 2109 SOC_DAPM_SINGLE("DACL Switch", WM8962_SPEAKER_MIXER_2, 5, 1, 0), 2110 SOC_DAPM_SINGLE("DACR Switch", WM8962_SPEAKER_MIXER_2, 4, 1, 0), 2111 SOC_DAPM_SINGLE("MIXINL Switch", WM8962_SPEAKER_MIXER_2, 3, 1, 0), 2112 SOC_DAPM_SINGLE("MIXINR Switch", WM8962_SPEAKER_MIXER_2, 2, 1, 0), 2113 SOC_DAPM_SINGLE("IN4L Switch", WM8962_SPEAKER_MIXER_2, 1, 1, 0), 2114 SOC_DAPM_SINGLE("IN4R Switch", WM8962_SPEAKER_MIXER_2, 0, 1, 0), 2115 }; 2116 2117 static const struct snd_soc_dapm_widget wm8962_dapm_widgets[] = { 2118 SND_SOC_DAPM_INPUT("IN1L"), 2119 SND_SOC_DAPM_INPUT("IN1R"), 2120 SND_SOC_DAPM_INPUT("IN2L"), 2121 SND_SOC_DAPM_INPUT("IN2R"), 2122 SND_SOC_DAPM_INPUT("IN3L"), 2123 SND_SOC_DAPM_INPUT("IN3R"), 2124 SND_SOC_DAPM_INPUT("IN4L"), 2125 SND_SOC_DAPM_INPUT("IN4R"), 2126 SND_SOC_DAPM_SIGGEN("Beep"), 2127 SND_SOC_DAPM_INPUT("DMICDAT"), 2128 2129 SND_SOC_DAPM_SUPPLY("MICBIAS", WM8962_PWR_MGMT_1, 1, 0, NULL, 0), 2130 2131 SND_SOC_DAPM_SUPPLY("Class G", WM8962_CHARGE_PUMP_B, 0, 1, NULL, 0), 2132 SND_SOC_DAPM_SUPPLY("SYSCLK", WM8962_CLOCKING2, 5, 0, NULL, 0), 2133 SND_SOC_DAPM_SUPPLY("Charge Pump", WM8962_CHARGE_PUMP_1, 0, 0, cp_event, 2134 SND_SOC_DAPM_POST_PMU), 2135 SND_SOC_DAPM_SUPPLY("TOCLK", WM8962_ADDITIONAL_CONTROL_1, 0, 0, NULL, 0), 2136 SND_SOC_DAPM_SUPPLY_S("DSP2", 1, WM8962_DSP2_POWER_MANAGEMENT, 2137 WM8962_DSP2_ENA_SHIFT, 0, dsp2_event, 2138 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD), 2139 SND_SOC_DAPM_SUPPLY("TEMP_HP", WM8962_ADDITIONAL_CONTROL_4, 2, 0, NULL, 0), 2140 SND_SOC_DAPM_SUPPLY("TEMP_SPK", WM8962_ADDITIONAL_CONTROL_4, 1, 0, NULL, 0), 2141 2142 SND_SOC_DAPM_MIXER("INPGAL", WM8962_LEFT_INPUT_PGA_CONTROL, 4, 0, 2143 inpgal, ARRAY_SIZE(inpgal)), 2144 SND_SOC_DAPM_MIXER("INPGAR", WM8962_RIGHT_INPUT_PGA_CONTROL, 4, 0, 2145 inpgar, ARRAY_SIZE(inpgar)), 2146 SND_SOC_DAPM_MIXER("MIXINL", WM8962_PWR_MGMT_1, 5, 0, 2147 mixinl, ARRAY_SIZE(mixinl)), 2148 SND_SOC_DAPM_MIXER("MIXINR", WM8962_PWR_MGMT_1, 4, 0, 2149 mixinr, ARRAY_SIZE(mixinr)), 2150 2151 SND_SOC_DAPM_AIF_IN("DMIC_ENA", NULL, 0, WM8962_PWR_MGMT_1, 10, 0), 2152 2153 SND_SOC_DAPM_ADC("ADCL", "Capture", WM8962_PWR_MGMT_1, 3, 0), 2154 SND_SOC_DAPM_ADC("ADCR", "Capture", WM8962_PWR_MGMT_1, 2, 0), 2155 2156 SND_SOC_DAPM_MUX("STL", SND_SOC_NOPM, 0, 0, &stl_mux), 2157 SND_SOC_DAPM_MUX("STR", SND_SOC_NOPM, 0, 0, &str_mux), 2158 2159 SND_SOC_DAPM_DAC("DACL", "Playback", WM8962_PWR_MGMT_2, 8, 0), 2160 SND_SOC_DAPM_DAC("DACR", "Playback", WM8962_PWR_MGMT_2, 7, 0), 2161 2162 SND_SOC_DAPM_PGA("Left Bypass", SND_SOC_NOPM, 0, 0, NULL, 0), 2163 SND_SOC_DAPM_PGA("Right Bypass", SND_SOC_NOPM, 0, 0, NULL, 0), 2164 2165 SND_SOC_DAPM_MIXER("HPMIXL", WM8962_MIXER_ENABLES, 3, 0, 2166 hpmixl, ARRAY_SIZE(hpmixl)), 2167 SND_SOC_DAPM_MIXER("HPMIXR", WM8962_MIXER_ENABLES, 2, 0, 2168 hpmixr, ARRAY_SIZE(hpmixr)), 2169 2170 SND_SOC_DAPM_MUX_E("HPOUTL PGA", WM8962_PWR_MGMT_2, 6, 0, &hpoutl_mux, 2171 out_pga_event, SND_SOC_DAPM_POST_PMU), 2172 SND_SOC_DAPM_MUX_E("HPOUTR PGA", WM8962_PWR_MGMT_2, 5, 0, &hpoutr_mux, 2173 out_pga_event, SND_SOC_DAPM_POST_PMU), 2174 2175 SND_SOC_DAPM_PGA_E("HPOUT", SND_SOC_NOPM, 0, 0, NULL, 0, hp_event, 2176 SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD), 2177 2178 SND_SOC_DAPM_OUTPUT("HPOUTL"), 2179 SND_SOC_DAPM_OUTPUT("HPOUTR"), 2180 }; 2181 2182 static const struct snd_soc_dapm_widget wm8962_dapm_spk_mono_widgets[] = { 2183 SND_SOC_DAPM_MIXER("Speaker Mixer", WM8962_MIXER_ENABLES, 1, 0, 2184 spkmixl, ARRAY_SIZE(spkmixl)), 2185 SND_SOC_DAPM_MUX_E("Speaker PGA", WM8962_PWR_MGMT_2, 4, 0, &spkoutl_mux, 2186 out_pga_event, SND_SOC_DAPM_POST_PMU), 2187 SND_SOC_DAPM_PGA("Speaker Output", WM8962_CLASS_D_CONTROL_1, 7, 0, NULL, 0), 2188 SND_SOC_DAPM_OUTPUT("SPKOUT"), 2189 }; 2190 2191 static const struct snd_soc_dapm_widget wm8962_dapm_spk_stereo_widgets[] = { 2192 SND_SOC_DAPM_MIXER("SPKOUTL Mixer", WM8962_MIXER_ENABLES, 1, 0, 2193 spkmixl, ARRAY_SIZE(spkmixl)), 2194 SND_SOC_DAPM_MIXER("SPKOUTR Mixer", WM8962_MIXER_ENABLES, 0, 0, 2195 spkmixr, ARRAY_SIZE(spkmixr)), 2196 2197 SND_SOC_DAPM_MUX_E("SPKOUTL PGA", WM8962_PWR_MGMT_2, 4, 0, &spkoutl_mux, 2198 out_pga_event, SND_SOC_DAPM_POST_PMU), 2199 SND_SOC_DAPM_MUX_E("SPKOUTR PGA", WM8962_PWR_MGMT_2, 3, 0, &spkoutr_mux, 2200 out_pga_event, SND_SOC_DAPM_POST_PMU), 2201 2202 SND_SOC_DAPM_PGA("SPKOUTR Output", WM8962_CLASS_D_CONTROL_1, 7, 0, NULL, 0), 2203 SND_SOC_DAPM_PGA("SPKOUTL Output", WM8962_CLASS_D_CONTROL_1, 6, 0, NULL, 0), 2204 2205 SND_SOC_DAPM_OUTPUT("SPKOUTL"), 2206 SND_SOC_DAPM_OUTPUT("SPKOUTR"), 2207 }; 2208 2209 static const struct snd_soc_dapm_route wm8962_intercon[] = { 2210 { "INPGAL", "IN1L Switch", "IN1L" }, 2211 { "INPGAL", "IN2L Switch", "IN2L" }, 2212 { "INPGAL", "IN3L Switch", "IN3L" }, 2213 { "INPGAL", "IN4L Switch", "IN4L" }, 2214 2215 { "INPGAR", "IN1R Switch", "IN1R" }, 2216 { "INPGAR", "IN2R Switch", "IN2R" }, 2217 { "INPGAR", "IN3R Switch", "IN3R" }, 2218 { "INPGAR", "IN4R Switch", "IN4R" }, 2219 2220 { "MIXINL", "IN2L Switch", "IN2L" }, 2221 { "MIXINL", "IN3L Switch", "IN3L" }, 2222 { "MIXINL", "PGA Switch", "INPGAL" }, 2223 2224 { "MIXINR", "IN2R Switch", "IN2R" }, 2225 { "MIXINR", "IN3R Switch", "IN3R" }, 2226 { "MIXINR", "PGA Switch", "INPGAR" }, 2227 2228 { "MICBIAS", NULL, "SYSCLK" }, 2229 2230 { "DMIC_ENA", NULL, "DMICDAT" }, 2231 2232 { "ADCL", NULL, "SYSCLK" }, 2233 { "ADCL", NULL, "TOCLK" }, 2234 { "ADCL", NULL, "MIXINL" }, 2235 { "ADCL", NULL, "DMIC_ENA" }, 2236 { "ADCL", NULL, "DSP2" }, 2237 2238 { "ADCR", NULL, "SYSCLK" }, 2239 { "ADCR", NULL, "TOCLK" }, 2240 { "ADCR", NULL, "MIXINR" }, 2241 { "ADCR", NULL, "DMIC_ENA" }, 2242 { "ADCR", NULL, "DSP2" }, 2243 2244 { "STL", "Left", "ADCL" }, 2245 { "STL", "Right", "ADCR" }, 2246 { "STL", NULL, "Class G" }, 2247 2248 { "STR", "Left", "ADCL" }, 2249 { "STR", "Right", "ADCR" }, 2250 { "STR", NULL, "Class G" }, 2251 2252 { "DACL", NULL, "SYSCLK" }, 2253 { "DACL", NULL, "TOCLK" }, 2254 { "DACL", NULL, "Beep" }, 2255 { "DACL", NULL, "STL" }, 2256 { "DACL", NULL, "DSP2" }, 2257 2258 { "DACR", NULL, "SYSCLK" }, 2259 { "DACR", NULL, "TOCLK" }, 2260 { "DACR", NULL, "Beep" }, 2261 { "DACR", NULL, "STR" }, 2262 { "DACR", NULL, "DSP2" }, 2263 2264 { "HPMIXL", "IN4L Switch", "IN4L" }, 2265 { "HPMIXL", "IN4R Switch", "IN4R" }, 2266 { "HPMIXL", "DACL Switch", "DACL" }, 2267 { "HPMIXL", "DACR Switch", "DACR" }, 2268 { "HPMIXL", "MIXINL Switch", "MIXINL" }, 2269 { "HPMIXL", "MIXINR Switch", "MIXINR" }, 2270 2271 { "HPMIXR", "IN4L Switch", "IN4L" }, 2272 { "HPMIXR", "IN4R Switch", "IN4R" }, 2273 { "HPMIXR", "DACL Switch", "DACL" }, 2274 { "HPMIXR", "DACR Switch", "DACR" }, 2275 { "HPMIXR", "MIXINL Switch", "MIXINL" }, 2276 { "HPMIXR", "MIXINR Switch", "MIXINR" }, 2277 2278 { "Left Bypass", NULL, "HPMIXL" }, 2279 { "Left Bypass", NULL, "Class G" }, 2280 2281 { "Right Bypass", NULL, "HPMIXR" }, 2282 { "Right Bypass", NULL, "Class G" }, 2283 2284 { "HPOUTL PGA", "Mixer", "Left Bypass" }, 2285 { "HPOUTL PGA", "DAC", "DACL" }, 2286 2287 { "HPOUTR PGA", "Mixer", "Right Bypass" }, 2288 { "HPOUTR PGA", "DAC", "DACR" }, 2289 2290 { "HPOUT", NULL, "HPOUTL PGA" }, 2291 { "HPOUT", NULL, "HPOUTR PGA" }, 2292 { "HPOUT", NULL, "Charge Pump" }, 2293 { "HPOUT", NULL, "SYSCLK" }, 2294 { "HPOUT", NULL, "TOCLK" }, 2295 2296 { "HPOUTL", NULL, "HPOUT" }, 2297 { "HPOUTR", NULL, "HPOUT" }, 2298 2299 { "HPOUTL", NULL, "TEMP_HP" }, 2300 { "HPOUTR", NULL, "TEMP_HP" }, 2301 }; 2302 2303 static const struct snd_soc_dapm_route wm8962_spk_mono_intercon[] = { 2304 { "Speaker Mixer", "IN4L Switch", "IN4L" }, 2305 { "Speaker Mixer", "IN4R Switch", "IN4R" }, 2306 { "Speaker Mixer", "DACL Switch", "DACL" }, 2307 { "Speaker Mixer", "DACR Switch", "DACR" }, 2308 { "Speaker Mixer", "MIXINL Switch", "MIXINL" }, 2309 { "Speaker Mixer", "MIXINR Switch", "MIXINR" }, 2310 2311 { "Speaker PGA", "Mixer", "Speaker Mixer" }, 2312 { "Speaker PGA", "DAC", "DACL" }, 2313 2314 { "Speaker Output", NULL, "Speaker PGA" }, 2315 { "Speaker Output", NULL, "SYSCLK" }, 2316 { "Speaker Output", NULL, "TOCLK" }, 2317 { "Speaker Output", NULL, "TEMP_SPK" }, 2318 2319 { "SPKOUT", NULL, "Speaker Output" }, 2320 }; 2321 2322 static const struct snd_soc_dapm_route wm8962_spk_stereo_intercon[] = { 2323 { "SPKOUTL Mixer", "IN4L Switch", "IN4L" }, 2324 { "SPKOUTL Mixer", "IN4R Switch", "IN4R" }, 2325 { "SPKOUTL Mixer", "DACL Switch", "DACL" }, 2326 { "SPKOUTL Mixer", "DACR Switch", "DACR" }, 2327 { "SPKOUTL Mixer", "MIXINL Switch", "MIXINL" }, 2328 { "SPKOUTL Mixer", "MIXINR Switch", "MIXINR" }, 2329 2330 { "SPKOUTR Mixer", "IN4L Switch", "IN4L" }, 2331 { "SPKOUTR Mixer", "IN4R Switch", "IN4R" }, 2332 { "SPKOUTR Mixer", "DACL Switch", "DACL" }, 2333 { "SPKOUTR Mixer", "DACR Switch", "DACR" }, 2334 { "SPKOUTR Mixer", "MIXINL Switch", "MIXINL" }, 2335 { "SPKOUTR Mixer", "MIXINR Switch", "MIXINR" }, 2336 2337 { "SPKOUTL PGA", "Mixer", "SPKOUTL Mixer" }, 2338 { "SPKOUTL PGA", "DAC", "DACL" }, 2339 2340 { "SPKOUTR PGA", "Mixer", "SPKOUTR Mixer" }, 2341 { "SPKOUTR PGA", "DAC", "DACR" }, 2342 2343 { "SPKOUTL Output", NULL, "SPKOUTL PGA" }, 2344 { "SPKOUTL Output", NULL, "SYSCLK" }, 2345 { "SPKOUTL Output", NULL, "TOCLK" }, 2346 { "SPKOUTL Output", NULL, "TEMP_SPK" }, 2347 2348 { "SPKOUTR Output", NULL, "SPKOUTR PGA" }, 2349 { "SPKOUTR Output", NULL, "SYSCLK" }, 2350 { "SPKOUTR Output", NULL, "TOCLK" }, 2351 { "SPKOUTR Output", NULL, "TEMP_SPK" }, 2352 2353 { "SPKOUTL", NULL, "SPKOUTL Output" }, 2354 { "SPKOUTR", NULL, "SPKOUTR Output" }, 2355 }; 2356 2357 static int wm8962_add_widgets(struct snd_soc_codec *codec) 2358 { 2359 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 2360 struct wm8962_pdata *pdata = &wm8962->pdata; 2361 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec); 2362 2363 snd_soc_add_codec_controls(codec, wm8962_snd_controls, 2364 ARRAY_SIZE(wm8962_snd_controls)); 2365 if (pdata->spk_mono) 2366 snd_soc_add_codec_controls(codec, wm8962_spk_mono_controls, 2367 ARRAY_SIZE(wm8962_spk_mono_controls)); 2368 else 2369 snd_soc_add_codec_controls(codec, wm8962_spk_stereo_controls, 2370 ARRAY_SIZE(wm8962_spk_stereo_controls)); 2371 2372 2373 snd_soc_dapm_new_controls(dapm, wm8962_dapm_widgets, 2374 ARRAY_SIZE(wm8962_dapm_widgets)); 2375 if (pdata->spk_mono) 2376 snd_soc_dapm_new_controls(dapm, wm8962_dapm_spk_mono_widgets, 2377 ARRAY_SIZE(wm8962_dapm_spk_mono_widgets)); 2378 else 2379 snd_soc_dapm_new_controls(dapm, wm8962_dapm_spk_stereo_widgets, 2380 ARRAY_SIZE(wm8962_dapm_spk_stereo_widgets)); 2381 2382 snd_soc_dapm_add_routes(dapm, wm8962_intercon, 2383 ARRAY_SIZE(wm8962_intercon)); 2384 if (pdata->spk_mono) 2385 snd_soc_dapm_add_routes(dapm, wm8962_spk_mono_intercon, 2386 ARRAY_SIZE(wm8962_spk_mono_intercon)); 2387 else 2388 snd_soc_dapm_add_routes(dapm, wm8962_spk_stereo_intercon, 2389 ARRAY_SIZE(wm8962_spk_stereo_intercon)); 2390 2391 2392 snd_soc_dapm_disable_pin(dapm, "Beep"); 2393 2394 return 0; 2395 } 2396 2397 /* -1 for reserved values */ 2398 static const int bclk_divs[] = { 2399 1, -1, 2, 3, 4, -1, 6, 8, -1, 12, 16, 24, -1, 32, 32, 32 2400 }; 2401 2402 static const int sysclk_rates[] = { 2403 64, 128, 192, 256, 384, 512, 768, 1024, 1408, 1536, 3072, 6144 2404 }; 2405 2406 static void wm8962_configure_bclk(struct snd_soc_codec *codec) 2407 { 2408 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 2409 int dspclk, i; 2410 int clocking2 = 0; 2411 int clocking4 = 0; 2412 int aif2 = 0; 2413 2414 if (!wm8962->sysclk_rate) { 2415 dev_dbg(codec->dev, "No SYSCLK configured\n"); 2416 return; 2417 } 2418 2419 if (!wm8962->bclk || !wm8962->lrclk) { 2420 dev_dbg(codec->dev, "No audio clocks configured\n"); 2421 return; 2422 } 2423 2424 for (i = 0; i < ARRAY_SIZE(sysclk_rates); i++) { 2425 if (sysclk_rates[i] == wm8962->sysclk_rate / wm8962->lrclk) { 2426 clocking4 |= i << WM8962_SYSCLK_RATE_SHIFT; 2427 break; 2428 } 2429 } 2430 2431 if (i == ARRAY_SIZE(sysclk_rates)) { 2432 dev_err(codec->dev, "Unsupported sysclk ratio %d\n", 2433 wm8962->sysclk_rate / wm8962->lrclk); 2434 return; 2435 } 2436 2437 dev_dbg(codec->dev, "Selected sysclk ratio %d\n", sysclk_rates[i]); 2438 2439 snd_soc_update_bits(codec, WM8962_CLOCKING_4, 2440 WM8962_SYSCLK_RATE_MASK, clocking4); 2441 2442 /* DSPCLK_DIV can be only generated correctly after enabling SYSCLK. 2443 * So we here provisionally enable it and then disable it afterward 2444 * if current bias_level hasn't reached SND_SOC_BIAS_ON. 2445 */ 2446 if (snd_soc_codec_get_bias_level(codec) != SND_SOC_BIAS_ON) 2447 snd_soc_update_bits(codec, WM8962_CLOCKING2, 2448 WM8962_SYSCLK_ENA_MASK, WM8962_SYSCLK_ENA); 2449 2450 dspclk = snd_soc_read(codec, WM8962_CLOCKING1); 2451 2452 if (snd_soc_codec_get_bias_level(codec) != SND_SOC_BIAS_ON) 2453 snd_soc_update_bits(codec, WM8962_CLOCKING2, 2454 WM8962_SYSCLK_ENA_MASK, 0); 2455 2456 if (dspclk < 0) { 2457 dev_err(codec->dev, "Failed to read DSPCLK: %d\n", dspclk); 2458 return; 2459 } 2460 2461 dspclk = (dspclk & WM8962_DSPCLK_DIV_MASK) >> WM8962_DSPCLK_DIV_SHIFT; 2462 switch (dspclk) { 2463 case 0: 2464 dspclk = wm8962->sysclk_rate; 2465 break; 2466 case 1: 2467 dspclk = wm8962->sysclk_rate / 2; 2468 break; 2469 case 2: 2470 dspclk = wm8962->sysclk_rate / 4; 2471 break; 2472 default: 2473 dev_warn(codec->dev, "Unknown DSPCLK divisor read back\n"); 2474 dspclk = wm8962->sysclk_rate; 2475 } 2476 2477 dev_dbg(codec->dev, "DSPCLK is %dHz, BCLK %d\n", dspclk, wm8962->bclk); 2478 2479 /* We're expecting an exact match */ 2480 for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) { 2481 if (bclk_divs[i] < 0) 2482 continue; 2483 2484 if (dspclk / bclk_divs[i] == wm8962->bclk) { 2485 dev_dbg(codec->dev, "Selected BCLK_DIV %d for %dHz\n", 2486 bclk_divs[i], wm8962->bclk); 2487 clocking2 |= i; 2488 break; 2489 } 2490 } 2491 if (i == ARRAY_SIZE(bclk_divs)) { 2492 dev_err(codec->dev, "Unsupported BCLK ratio %d\n", 2493 dspclk / wm8962->bclk); 2494 return; 2495 } 2496 2497 aif2 |= wm8962->bclk / wm8962->lrclk; 2498 dev_dbg(codec->dev, "Selected LRCLK divisor %d for %dHz\n", 2499 wm8962->bclk / wm8962->lrclk, wm8962->lrclk); 2500 2501 snd_soc_update_bits(codec, WM8962_CLOCKING2, 2502 WM8962_BCLK_DIV_MASK, clocking2); 2503 snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_2, 2504 WM8962_AIF_RATE_MASK, aif2); 2505 } 2506 2507 static int wm8962_set_bias_level(struct snd_soc_codec *codec, 2508 enum snd_soc_bias_level level) 2509 { 2510 switch (level) { 2511 case SND_SOC_BIAS_ON: 2512 break; 2513 2514 case SND_SOC_BIAS_PREPARE: 2515 /* VMID 2*50k */ 2516 snd_soc_update_bits(codec, WM8962_PWR_MGMT_1, 2517 WM8962_VMID_SEL_MASK, 0x80); 2518 2519 wm8962_configure_bclk(codec); 2520 break; 2521 2522 case SND_SOC_BIAS_STANDBY: 2523 /* VMID 2*250k */ 2524 snd_soc_update_bits(codec, WM8962_PWR_MGMT_1, 2525 WM8962_VMID_SEL_MASK, 0x100); 2526 2527 if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) 2528 msleep(100); 2529 break; 2530 2531 case SND_SOC_BIAS_OFF: 2532 break; 2533 } 2534 2535 return 0; 2536 } 2537 2538 static const struct { 2539 int rate; 2540 int reg; 2541 } sr_vals[] = { 2542 { 48000, 0 }, 2543 { 44100, 0 }, 2544 { 32000, 1 }, 2545 { 22050, 2 }, 2546 { 24000, 2 }, 2547 { 16000, 3 }, 2548 { 11025, 4 }, 2549 { 12000, 4 }, 2550 { 8000, 5 }, 2551 { 88200, 6 }, 2552 { 96000, 6 }, 2553 }; 2554 2555 static int wm8962_hw_params(struct snd_pcm_substream *substream, 2556 struct snd_pcm_hw_params *params, 2557 struct snd_soc_dai *dai) 2558 { 2559 struct snd_soc_codec *codec = dai->codec; 2560 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 2561 int i; 2562 int aif0 = 0; 2563 int adctl3 = 0; 2564 2565 wm8962->bclk = snd_soc_params_to_bclk(params); 2566 if (params_channels(params) == 1) 2567 wm8962->bclk *= 2; 2568 2569 wm8962->lrclk = params_rate(params); 2570 2571 for (i = 0; i < ARRAY_SIZE(sr_vals); i++) { 2572 if (sr_vals[i].rate == wm8962->lrclk) { 2573 adctl3 |= sr_vals[i].reg; 2574 break; 2575 } 2576 } 2577 if (i == ARRAY_SIZE(sr_vals)) { 2578 dev_err(codec->dev, "Unsupported rate %dHz\n", wm8962->lrclk); 2579 return -EINVAL; 2580 } 2581 2582 if (wm8962->lrclk % 8000 == 0) 2583 adctl3 |= WM8962_SAMPLE_RATE_INT_MODE; 2584 2585 switch (params_width(params)) { 2586 case 16: 2587 break; 2588 case 20: 2589 aif0 |= 0x4; 2590 break; 2591 case 24: 2592 aif0 |= 0x8; 2593 break; 2594 case 32: 2595 aif0 |= 0xc; 2596 break; 2597 default: 2598 return -EINVAL; 2599 } 2600 2601 snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_0, 2602 WM8962_WL_MASK, aif0); 2603 snd_soc_update_bits(codec, WM8962_ADDITIONAL_CONTROL_3, 2604 WM8962_SAMPLE_RATE_INT_MODE | 2605 WM8962_SAMPLE_RATE_MASK, adctl3); 2606 2607 dev_dbg(codec->dev, "hw_params set BCLK %dHz LRCLK %dHz\n", 2608 wm8962->bclk, wm8962->lrclk); 2609 2610 if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_ON) 2611 wm8962_configure_bclk(codec); 2612 2613 return 0; 2614 } 2615 2616 static int wm8962_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id, 2617 unsigned int freq, int dir) 2618 { 2619 struct snd_soc_codec *codec = dai->codec; 2620 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 2621 int src; 2622 2623 switch (clk_id) { 2624 case WM8962_SYSCLK_MCLK: 2625 wm8962->sysclk = WM8962_SYSCLK_MCLK; 2626 src = 0; 2627 break; 2628 case WM8962_SYSCLK_FLL: 2629 wm8962->sysclk = WM8962_SYSCLK_FLL; 2630 src = 1 << WM8962_SYSCLK_SRC_SHIFT; 2631 break; 2632 default: 2633 return -EINVAL; 2634 } 2635 2636 snd_soc_update_bits(codec, WM8962_CLOCKING2, WM8962_SYSCLK_SRC_MASK, 2637 src); 2638 2639 wm8962->sysclk_rate = freq; 2640 2641 return 0; 2642 } 2643 2644 static int wm8962_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt) 2645 { 2646 struct snd_soc_codec *codec = dai->codec; 2647 int aif0 = 0; 2648 2649 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { 2650 case SND_SOC_DAIFMT_DSP_B: 2651 aif0 |= WM8962_LRCLK_INV | 3; 2652 case SND_SOC_DAIFMT_DSP_A: 2653 aif0 |= 3; 2654 2655 switch (fmt & SND_SOC_DAIFMT_INV_MASK) { 2656 case SND_SOC_DAIFMT_NB_NF: 2657 case SND_SOC_DAIFMT_IB_NF: 2658 break; 2659 default: 2660 return -EINVAL; 2661 } 2662 break; 2663 2664 case SND_SOC_DAIFMT_RIGHT_J: 2665 break; 2666 case SND_SOC_DAIFMT_LEFT_J: 2667 aif0 |= 1; 2668 break; 2669 case SND_SOC_DAIFMT_I2S: 2670 aif0 |= 2; 2671 break; 2672 default: 2673 return -EINVAL; 2674 } 2675 2676 switch (fmt & SND_SOC_DAIFMT_INV_MASK) { 2677 case SND_SOC_DAIFMT_NB_NF: 2678 break; 2679 case SND_SOC_DAIFMT_IB_NF: 2680 aif0 |= WM8962_BCLK_INV; 2681 break; 2682 case SND_SOC_DAIFMT_NB_IF: 2683 aif0 |= WM8962_LRCLK_INV; 2684 break; 2685 case SND_SOC_DAIFMT_IB_IF: 2686 aif0 |= WM8962_BCLK_INV | WM8962_LRCLK_INV; 2687 break; 2688 default: 2689 return -EINVAL; 2690 } 2691 2692 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { 2693 case SND_SOC_DAIFMT_CBM_CFM: 2694 aif0 |= WM8962_MSTR; 2695 break; 2696 case SND_SOC_DAIFMT_CBS_CFS: 2697 break; 2698 default: 2699 return -EINVAL; 2700 } 2701 2702 snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_0, 2703 WM8962_FMT_MASK | WM8962_BCLK_INV | WM8962_MSTR | 2704 WM8962_LRCLK_INV, aif0); 2705 2706 return 0; 2707 } 2708 2709 struct _fll_div { 2710 u16 fll_fratio; 2711 u16 fll_outdiv; 2712 u16 fll_refclk_div; 2713 u16 n; 2714 u16 theta; 2715 u16 lambda; 2716 }; 2717 2718 /* The size in bits of the FLL divide multiplied by 10 2719 * to allow rounding later */ 2720 #define FIXED_FLL_SIZE ((1 << 16) * 10) 2721 2722 static struct { 2723 unsigned int min; 2724 unsigned int max; 2725 u16 fll_fratio; 2726 int ratio; 2727 } fll_fratios[] = { 2728 { 0, 64000, 4, 16 }, 2729 { 64000, 128000, 3, 8 }, 2730 { 128000, 256000, 2, 4 }, 2731 { 256000, 1000000, 1, 2 }, 2732 { 1000000, 13500000, 0, 1 }, 2733 }; 2734 2735 static int fll_factors(struct _fll_div *fll_div, unsigned int Fref, 2736 unsigned int Fout) 2737 { 2738 unsigned int target; 2739 unsigned int div; 2740 unsigned int fratio, gcd_fll; 2741 int i; 2742 2743 /* Fref must be <=13.5MHz */ 2744 div = 1; 2745 fll_div->fll_refclk_div = 0; 2746 while ((Fref / div) > 13500000) { 2747 div *= 2; 2748 fll_div->fll_refclk_div++; 2749 2750 if (div > 4) { 2751 pr_err("Can't scale %dMHz input down to <=13.5MHz\n", 2752 Fref); 2753 return -EINVAL; 2754 } 2755 } 2756 2757 pr_debug("FLL Fref=%u Fout=%u\n", Fref, Fout); 2758 2759 /* Apply the division for our remaining calculations */ 2760 Fref /= div; 2761 2762 /* Fvco should be 90-100MHz; don't check the upper bound */ 2763 div = 2; 2764 while (Fout * div < 90000000) { 2765 div++; 2766 if (div > 64) { 2767 pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n", 2768 Fout); 2769 return -EINVAL; 2770 } 2771 } 2772 target = Fout * div; 2773 fll_div->fll_outdiv = div - 1; 2774 2775 pr_debug("FLL Fvco=%dHz\n", target); 2776 2777 /* Find an appropriate FLL_FRATIO and factor it out of the target */ 2778 for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) { 2779 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) { 2780 fll_div->fll_fratio = fll_fratios[i].fll_fratio; 2781 fratio = fll_fratios[i].ratio; 2782 break; 2783 } 2784 } 2785 if (i == ARRAY_SIZE(fll_fratios)) { 2786 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref); 2787 return -EINVAL; 2788 } 2789 2790 fll_div->n = target / (fratio * Fref); 2791 2792 if (target % Fref == 0) { 2793 fll_div->theta = 0; 2794 fll_div->lambda = 0; 2795 } else { 2796 gcd_fll = gcd(target, fratio * Fref); 2797 2798 fll_div->theta = (target - (fll_div->n * fratio * Fref)) 2799 / gcd_fll; 2800 fll_div->lambda = (fratio * Fref) / gcd_fll; 2801 } 2802 2803 pr_debug("FLL N=%x THETA=%x LAMBDA=%x\n", 2804 fll_div->n, fll_div->theta, fll_div->lambda); 2805 pr_debug("FLL_FRATIO=%x FLL_OUTDIV=%x FLL_REFCLK_DIV=%x\n", 2806 fll_div->fll_fratio, fll_div->fll_outdiv, 2807 fll_div->fll_refclk_div); 2808 2809 return 0; 2810 } 2811 2812 static int wm8962_set_fll(struct snd_soc_codec *codec, int fll_id, int source, 2813 unsigned int Fref, unsigned int Fout) 2814 { 2815 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 2816 struct _fll_div fll_div; 2817 unsigned long timeout; 2818 int ret; 2819 int fll1 = 0; 2820 2821 /* Any change? */ 2822 if (source == wm8962->fll_src && Fref == wm8962->fll_fref && 2823 Fout == wm8962->fll_fout) 2824 return 0; 2825 2826 if (Fout == 0) { 2827 dev_dbg(codec->dev, "FLL disabled\n"); 2828 2829 wm8962->fll_fref = 0; 2830 wm8962->fll_fout = 0; 2831 2832 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, 2833 WM8962_FLL_ENA, 0); 2834 2835 pm_runtime_put(codec->dev); 2836 2837 return 0; 2838 } 2839 2840 ret = fll_factors(&fll_div, Fref, Fout); 2841 if (ret != 0) 2842 return ret; 2843 2844 /* Parameters good, disable so we can reprogram */ 2845 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, WM8962_FLL_ENA, 0); 2846 2847 switch (fll_id) { 2848 case WM8962_FLL_MCLK: 2849 case WM8962_FLL_BCLK: 2850 case WM8962_FLL_OSC: 2851 fll1 |= (fll_id - 1) << WM8962_FLL_REFCLK_SRC_SHIFT; 2852 break; 2853 case WM8962_FLL_INT: 2854 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, 2855 WM8962_FLL_OSC_ENA, WM8962_FLL_OSC_ENA); 2856 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_5, 2857 WM8962_FLL_FRC_NCO, WM8962_FLL_FRC_NCO); 2858 break; 2859 default: 2860 dev_err(codec->dev, "Unknown FLL source %d\n", ret); 2861 return -EINVAL; 2862 } 2863 2864 if (fll_div.theta || fll_div.lambda) 2865 fll1 |= WM8962_FLL_FRAC; 2866 2867 /* Stop the FLL while we reconfigure */ 2868 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, WM8962_FLL_ENA, 0); 2869 2870 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_2, 2871 WM8962_FLL_OUTDIV_MASK | 2872 WM8962_FLL_REFCLK_DIV_MASK, 2873 (fll_div.fll_outdiv << WM8962_FLL_OUTDIV_SHIFT) | 2874 (fll_div.fll_refclk_div)); 2875 2876 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_3, 2877 WM8962_FLL_FRATIO_MASK, fll_div.fll_fratio); 2878 2879 snd_soc_write(codec, WM8962_FLL_CONTROL_6, fll_div.theta); 2880 snd_soc_write(codec, WM8962_FLL_CONTROL_7, fll_div.lambda); 2881 snd_soc_write(codec, WM8962_FLL_CONTROL_8, fll_div.n); 2882 2883 reinit_completion(&wm8962->fll_lock); 2884 2885 ret = pm_runtime_get_sync(codec->dev); 2886 if (ret < 0) { 2887 dev_err(codec->dev, "Failed to resume device: %d\n", ret); 2888 return ret; 2889 } 2890 2891 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, 2892 WM8962_FLL_FRAC | WM8962_FLL_REFCLK_SRC_MASK | 2893 WM8962_FLL_ENA, fll1 | WM8962_FLL_ENA); 2894 2895 dev_dbg(codec->dev, "FLL configured for %dHz->%dHz\n", Fref, Fout); 2896 2897 /* This should be a massive overestimate but go even 2898 * higher if we'll error out 2899 */ 2900 if (wm8962->irq) 2901 timeout = msecs_to_jiffies(5); 2902 else 2903 timeout = msecs_to_jiffies(1); 2904 2905 timeout = wait_for_completion_timeout(&wm8962->fll_lock, 2906 timeout); 2907 2908 if (timeout == 0 && wm8962->irq) { 2909 dev_err(codec->dev, "FLL lock timed out"); 2910 snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, 2911 WM8962_FLL_ENA, 0); 2912 pm_runtime_put(codec->dev); 2913 return -ETIMEDOUT; 2914 } 2915 2916 wm8962->fll_fref = Fref; 2917 wm8962->fll_fout = Fout; 2918 wm8962->fll_src = source; 2919 2920 return 0; 2921 } 2922 2923 static int wm8962_mute(struct snd_soc_dai *dai, int mute) 2924 { 2925 struct snd_soc_codec *codec = dai->codec; 2926 int val, ret; 2927 2928 if (mute) 2929 val = WM8962_DAC_MUTE | WM8962_DAC_MUTE_ALT; 2930 else 2931 val = 0; 2932 2933 /** 2934 * The DAC mute bit is mirrored in two registers, update both to keep 2935 * the register cache consistent. 2936 */ 2937 ret = snd_soc_update_bits(codec, WM8962_CLASS_D_CONTROL_1, 2938 WM8962_DAC_MUTE_ALT, val); 2939 if (ret < 0) 2940 return ret; 2941 2942 return snd_soc_update_bits(codec, WM8962_ADC_DAC_CONTROL_1, 2943 WM8962_DAC_MUTE, val); 2944 } 2945 2946 #define WM8962_RATES (SNDRV_PCM_RATE_8000_48000 |\ 2947 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000) 2948 2949 #define WM8962_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\ 2950 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE) 2951 2952 static const struct snd_soc_dai_ops wm8962_dai_ops = { 2953 .hw_params = wm8962_hw_params, 2954 .set_sysclk = wm8962_set_dai_sysclk, 2955 .set_fmt = wm8962_set_dai_fmt, 2956 .digital_mute = wm8962_mute, 2957 }; 2958 2959 static struct snd_soc_dai_driver wm8962_dai = { 2960 .name = "wm8962", 2961 .playback = { 2962 .stream_name = "Playback", 2963 .channels_min = 1, 2964 .channels_max = 2, 2965 .rates = WM8962_RATES, 2966 .formats = WM8962_FORMATS, 2967 }, 2968 .capture = { 2969 .stream_name = "Capture", 2970 .channels_min = 1, 2971 .channels_max = 2, 2972 .rates = WM8962_RATES, 2973 .formats = WM8962_FORMATS, 2974 }, 2975 .ops = &wm8962_dai_ops, 2976 .symmetric_rates = 1, 2977 }; 2978 2979 static void wm8962_mic_work(struct work_struct *work) 2980 { 2981 struct wm8962_priv *wm8962 = container_of(work, 2982 struct wm8962_priv, 2983 mic_work.work); 2984 struct snd_soc_codec *codec = wm8962->codec; 2985 int status = 0; 2986 int irq_pol = 0; 2987 int reg; 2988 2989 reg = snd_soc_read(codec, WM8962_ADDITIONAL_CONTROL_4); 2990 2991 if (reg & WM8962_MICDET_STS) { 2992 status |= SND_JACK_MICROPHONE; 2993 irq_pol |= WM8962_MICD_IRQ_POL; 2994 } 2995 2996 if (reg & WM8962_MICSHORT_STS) { 2997 status |= SND_JACK_BTN_0; 2998 irq_pol |= WM8962_MICSCD_IRQ_POL; 2999 } 3000 3001 snd_soc_jack_report(wm8962->jack, status, 3002 SND_JACK_MICROPHONE | SND_JACK_BTN_0); 3003 3004 snd_soc_update_bits(codec, WM8962_MICINT_SOURCE_POL, 3005 WM8962_MICSCD_IRQ_POL | 3006 WM8962_MICD_IRQ_POL, irq_pol); 3007 } 3008 3009 static irqreturn_t wm8962_irq(int irq, void *data) 3010 { 3011 struct device *dev = data; 3012 struct wm8962_priv *wm8962 = dev_get_drvdata(dev); 3013 unsigned int mask; 3014 unsigned int active; 3015 int reg, ret; 3016 3017 ret = pm_runtime_get_sync(dev); 3018 if (ret < 0) { 3019 dev_err(dev, "Failed to resume: %d\n", ret); 3020 return IRQ_NONE; 3021 } 3022 3023 ret = regmap_read(wm8962->regmap, WM8962_INTERRUPT_STATUS_2_MASK, 3024 &mask); 3025 if (ret != 0) { 3026 pm_runtime_put(dev); 3027 dev_err(dev, "Failed to read interrupt mask: %d\n", 3028 ret); 3029 return IRQ_NONE; 3030 } 3031 3032 ret = regmap_read(wm8962->regmap, WM8962_INTERRUPT_STATUS_2, &active); 3033 if (ret != 0) { 3034 pm_runtime_put(dev); 3035 dev_err(dev, "Failed to read interrupt: %d\n", ret); 3036 return IRQ_NONE; 3037 } 3038 3039 active &= ~mask; 3040 3041 if (!active) { 3042 pm_runtime_put(dev); 3043 return IRQ_NONE; 3044 } 3045 3046 /* Acknowledge the interrupts */ 3047 ret = regmap_write(wm8962->regmap, WM8962_INTERRUPT_STATUS_2, active); 3048 if (ret != 0) 3049 dev_warn(dev, "Failed to ack interrupt: %d\n", ret); 3050 3051 if (active & WM8962_FLL_LOCK_EINT) { 3052 dev_dbg(dev, "FLL locked\n"); 3053 complete(&wm8962->fll_lock); 3054 } 3055 3056 if (active & WM8962_FIFOS_ERR_EINT) 3057 dev_err(dev, "FIFO error\n"); 3058 3059 if (active & WM8962_TEMP_SHUT_EINT) { 3060 dev_crit(dev, "Thermal shutdown\n"); 3061 3062 ret = regmap_read(wm8962->regmap, 3063 WM8962_THERMAL_SHUTDOWN_STATUS, ®); 3064 if (ret != 0) { 3065 dev_warn(dev, "Failed to read thermal status: %d\n", 3066 ret); 3067 reg = 0; 3068 } 3069 3070 if (reg & WM8962_TEMP_ERR_HP) 3071 dev_crit(dev, "Headphone thermal error\n"); 3072 if (reg & WM8962_TEMP_WARN_HP) 3073 dev_crit(dev, "Headphone thermal warning\n"); 3074 if (reg & WM8962_TEMP_ERR_SPK) 3075 dev_crit(dev, "Speaker thermal error\n"); 3076 if (reg & WM8962_TEMP_WARN_SPK) 3077 dev_crit(dev, "Speaker thermal warning\n"); 3078 } 3079 3080 if (active & (WM8962_MICSCD_EINT | WM8962_MICD_EINT)) { 3081 dev_dbg(dev, "Microphone event detected\n"); 3082 3083 #ifndef CONFIG_SND_SOC_WM8962_MODULE 3084 trace_snd_soc_jack_irq(dev_name(dev)); 3085 #endif 3086 3087 pm_wakeup_event(dev, 300); 3088 3089 queue_delayed_work(system_power_efficient_wq, 3090 &wm8962->mic_work, 3091 msecs_to_jiffies(250)); 3092 } 3093 3094 pm_runtime_put(dev); 3095 3096 return IRQ_HANDLED; 3097 } 3098 3099 /** 3100 * wm8962_mic_detect - Enable microphone detection via the WM8962 IRQ 3101 * 3102 * @codec: WM8962 codec 3103 * @jack: jack to report detection events on 3104 * 3105 * Enable microphone detection via IRQ on the WM8962. If GPIOs are 3106 * being used to bring out signals to the processor then only platform 3107 * data configuration is needed for WM8962 and processor GPIOs should 3108 * be configured using snd_soc_jack_add_gpios() instead. 3109 * 3110 * If no jack is supplied detection will be disabled. 3111 */ 3112 int wm8962_mic_detect(struct snd_soc_codec *codec, struct snd_soc_jack *jack) 3113 { 3114 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3115 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec); 3116 int irq_mask, enable; 3117 3118 wm8962->jack = jack; 3119 if (jack) { 3120 irq_mask = 0; 3121 enable = WM8962_MICDET_ENA; 3122 } else { 3123 irq_mask = WM8962_MICD_EINT | WM8962_MICSCD_EINT; 3124 enable = 0; 3125 } 3126 3127 snd_soc_update_bits(codec, WM8962_INTERRUPT_STATUS_2_MASK, 3128 WM8962_MICD_EINT | WM8962_MICSCD_EINT, irq_mask); 3129 snd_soc_update_bits(codec, WM8962_ADDITIONAL_CONTROL_4, 3130 WM8962_MICDET_ENA, enable); 3131 3132 /* Send an initial empty report */ 3133 snd_soc_jack_report(wm8962->jack, 0, 3134 SND_JACK_MICROPHONE | SND_JACK_BTN_0); 3135 3136 snd_soc_dapm_mutex_lock(dapm); 3137 3138 if (jack) { 3139 snd_soc_dapm_force_enable_pin_unlocked(dapm, "SYSCLK"); 3140 snd_soc_dapm_force_enable_pin_unlocked(dapm, "MICBIAS"); 3141 } else { 3142 snd_soc_dapm_disable_pin_unlocked(dapm, "SYSCLK"); 3143 snd_soc_dapm_disable_pin_unlocked(dapm, "MICBIAS"); 3144 } 3145 3146 snd_soc_dapm_mutex_unlock(dapm); 3147 3148 return 0; 3149 } 3150 EXPORT_SYMBOL_GPL(wm8962_mic_detect); 3151 3152 static int beep_rates[] = { 3153 500, 1000, 2000, 4000, 3154 }; 3155 3156 static void wm8962_beep_work(struct work_struct *work) 3157 { 3158 struct wm8962_priv *wm8962 = 3159 container_of(work, struct wm8962_priv, beep_work); 3160 struct snd_soc_codec *codec = wm8962->codec; 3161 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec); 3162 int i; 3163 int reg = 0; 3164 int best = 0; 3165 3166 if (wm8962->beep_rate) { 3167 for (i = 0; i < ARRAY_SIZE(beep_rates); i++) { 3168 if (abs(wm8962->beep_rate - beep_rates[i]) < 3169 abs(wm8962->beep_rate - beep_rates[best])) 3170 best = i; 3171 } 3172 3173 dev_dbg(codec->dev, "Set beep rate %dHz for requested %dHz\n", 3174 beep_rates[best], wm8962->beep_rate); 3175 3176 reg = WM8962_BEEP_ENA | (best << WM8962_BEEP_RATE_SHIFT); 3177 3178 snd_soc_dapm_enable_pin(dapm, "Beep"); 3179 } else { 3180 dev_dbg(codec->dev, "Disabling beep\n"); 3181 snd_soc_dapm_disable_pin(dapm, "Beep"); 3182 } 3183 3184 snd_soc_update_bits(codec, WM8962_BEEP_GENERATOR_1, 3185 WM8962_BEEP_ENA | WM8962_BEEP_RATE_MASK, reg); 3186 3187 snd_soc_dapm_sync(dapm); 3188 } 3189 3190 /* For usability define a way of injecting beep events for the device - 3191 * many systems will not have a keyboard. 3192 */ 3193 static int wm8962_beep_event(struct input_dev *dev, unsigned int type, 3194 unsigned int code, int hz) 3195 { 3196 struct snd_soc_codec *codec = input_get_drvdata(dev); 3197 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3198 3199 dev_dbg(codec->dev, "Beep event %x %x\n", code, hz); 3200 3201 switch (code) { 3202 case SND_BELL: 3203 if (hz) 3204 hz = 1000; 3205 case SND_TONE: 3206 break; 3207 default: 3208 return -1; 3209 } 3210 3211 /* Kick the beep from a workqueue */ 3212 wm8962->beep_rate = hz; 3213 schedule_work(&wm8962->beep_work); 3214 return 0; 3215 } 3216 3217 static ssize_t wm8962_beep_set(struct device *dev, 3218 struct device_attribute *attr, 3219 const char *buf, size_t count) 3220 { 3221 struct wm8962_priv *wm8962 = dev_get_drvdata(dev); 3222 long int time; 3223 int ret; 3224 3225 ret = kstrtol(buf, 10, &time); 3226 if (ret != 0) 3227 return ret; 3228 3229 input_event(wm8962->beep, EV_SND, SND_TONE, time); 3230 3231 return count; 3232 } 3233 3234 static DEVICE_ATTR(beep, 0200, NULL, wm8962_beep_set); 3235 3236 static void wm8962_init_beep(struct snd_soc_codec *codec) 3237 { 3238 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3239 int ret; 3240 3241 wm8962->beep = devm_input_allocate_device(codec->dev); 3242 if (!wm8962->beep) { 3243 dev_err(codec->dev, "Failed to allocate beep device\n"); 3244 return; 3245 } 3246 3247 INIT_WORK(&wm8962->beep_work, wm8962_beep_work); 3248 wm8962->beep_rate = 0; 3249 3250 wm8962->beep->name = "WM8962 Beep Generator"; 3251 wm8962->beep->phys = dev_name(codec->dev); 3252 wm8962->beep->id.bustype = BUS_I2C; 3253 3254 wm8962->beep->evbit[0] = BIT_MASK(EV_SND); 3255 wm8962->beep->sndbit[0] = BIT_MASK(SND_BELL) | BIT_MASK(SND_TONE); 3256 wm8962->beep->event = wm8962_beep_event; 3257 wm8962->beep->dev.parent = codec->dev; 3258 input_set_drvdata(wm8962->beep, codec); 3259 3260 ret = input_register_device(wm8962->beep); 3261 if (ret != 0) { 3262 wm8962->beep = NULL; 3263 dev_err(codec->dev, "Failed to register beep device\n"); 3264 } 3265 3266 ret = device_create_file(codec->dev, &dev_attr_beep); 3267 if (ret != 0) { 3268 dev_err(codec->dev, "Failed to create keyclick file: %d\n", 3269 ret); 3270 } 3271 } 3272 3273 static void wm8962_free_beep(struct snd_soc_codec *codec) 3274 { 3275 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3276 3277 device_remove_file(codec->dev, &dev_attr_beep); 3278 cancel_work_sync(&wm8962->beep_work); 3279 wm8962->beep = NULL; 3280 3281 snd_soc_update_bits(codec, WM8962_BEEP_GENERATOR_1, WM8962_BEEP_ENA,0); 3282 } 3283 3284 static void wm8962_set_gpio_mode(struct wm8962_priv *wm8962, int gpio) 3285 { 3286 int mask = 0; 3287 int val = 0; 3288 3289 /* Some of the GPIOs are behind MFP configuration and need to 3290 * be put into GPIO mode. */ 3291 switch (gpio) { 3292 case 2: 3293 mask = WM8962_CLKOUT2_SEL_MASK; 3294 val = 1 << WM8962_CLKOUT2_SEL_SHIFT; 3295 break; 3296 case 3: 3297 mask = WM8962_CLKOUT3_SEL_MASK; 3298 val = 1 << WM8962_CLKOUT3_SEL_SHIFT; 3299 break; 3300 default: 3301 break; 3302 } 3303 3304 if (mask) 3305 regmap_update_bits(wm8962->regmap, WM8962_ANALOGUE_CLOCKING1, 3306 mask, val); 3307 } 3308 3309 #ifdef CONFIG_GPIOLIB 3310 static int wm8962_gpio_request(struct gpio_chip *chip, unsigned offset) 3311 { 3312 struct wm8962_priv *wm8962 = gpiochip_get_data(chip); 3313 3314 /* The WM8962 GPIOs aren't linearly numbered. For simplicity 3315 * we export linear numbers and error out if the unsupported 3316 * ones are requsted. 3317 */ 3318 switch (offset + 1) { 3319 case 2: 3320 case 3: 3321 case 5: 3322 case 6: 3323 break; 3324 default: 3325 return -EINVAL; 3326 } 3327 3328 wm8962_set_gpio_mode(wm8962, offset + 1); 3329 3330 return 0; 3331 } 3332 3333 static void wm8962_gpio_set(struct gpio_chip *chip, unsigned offset, int value) 3334 { 3335 struct wm8962_priv *wm8962 = gpiochip_get_data(chip); 3336 struct snd_soc_codec *codec = wm8962->codec; 3337 3338 snd_soc_update_bits(codec, WM8962_GPIO_BASE + offset, 3339 WM8962_GP2_LVL, !!value << WM8962_GP2_LVL_SHIFT); 3340 } 3341 3342 static int wm8962_gpio_direction_out(struct gpio_chip *chip, 3343 unsigned offset, int value) 3344 { 3345 struct wm8962_priv *wm8962 = gpiochip_get_data(chip); 3346 struct snd_soc_codec *codec = wm8962->codec; 3347 int ret, val; 3348 3349 /* Force function 1 (logic output) */ 3350 val = (1 << WM8962_GP2_FN_SHIFT) | (value << WM8962_GP2_LVL_SHIFT); 3351 3352 ret = snd_soc_update_bits(codec, WM8962_GPIO_BASE + offset, 3353 WM8962_GP2_FN_MASK | WM8962_GP2_LVL, val); 3354 if (ret < 0) 3355 return ret; 3356 3357 return 0; 3358 } 3359 3360 static const struct gpio_chip wm8962_template_chip = { 3361 .label = "wm8962", 3362 .owner = THIS_MODULE, 3363 .request = wm8962_gpio_request, 3364 .direction_output = wm8962_gpio_direction_out, 3365 .set = wm8962_gpio_set, 3366 .can_sleep = 1, 3367 }; 3368 3369 static void wm8962_init_gpio(struct snd_soc_codec *codec) 3370 { 3371 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3372 struct wm8962_pdata *pdata = &wm8962->pdata; 3373 int ret; 3374 3375 wm8962->gpio_chip = wm8962_template_chip; 3376 wm8962->gpio_chip.ngpio = WM8962_MAX_GPIO; 3377 wm8962->gpio_chip.parent = codec->dev; 3378 3379 if (pdata->gpio_base) 3380 wm8962->gpio_chip.base = pdata->gpio_base; 3381 else 3382 wm8962->gpio_chip.base = -1; 3383 3384 ret = gpiochip_add_data(&wm8962->gpio_chip, wm8962); 3385 if (ret != 0) 3386 dev_err(codec->dev, "Failed to add GPIOs: %d\n", ret); 3387 } 3388 3389 static void wm8962_free_gpio(struct snd_soc_codec *codec) 3390 { 3391 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3392 3393 gpiochip_remove(&wm8962->gpio_chip); 3394 } 3395 #else 3396 static void wm8962_init_gpio(struct snd_soc_codec *codec) 3397 { 3398 } 3399 3400 static void wm8962_free_gpio(struct snd_soc_codec *codec) 3401 { 3402 } 3403 #endif 3404 3405 static int wm8962_probe(struct snd_soc_codec *codec) 3406 { 3407 struct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec); 3408 int ret; 3409 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3410 int i; 3411 bool dmicclk, dmicdat; 3412 3413 wm8962->codec = codec; 3414 3415 wm8962->disable_nb[0].notifier_call = wm8962_regulator_event_0; 3416 wm8962->disable_nb[1].notifier_call = wm8962_regulator_event_1; 3417 wm8962->disable_nb[2].notifier_call = wm8962_regulator_event_2; 3418 wm8962->disable_nb[3].notifier_call = wm8962_regulator_event_3; 3419 wm8962->disable_nb[4].notifier_call = wm8962_regulator_event_4; 3420 wm8962->disable_nb[5].notifier_call = wm8962_regulator_event_5; 3421 wm8962->disable_nb[6].notifier_call = wm8962_regulator_event_6; 3422 wm8962->disable_nb[7].notifier_call = wm8962_regulator_event_7; 3423 3424 /* This should really be moved into the regulator core */ 3425 for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++) { 3426 ret = regulator_register_notifier(wm8962->supplies[i].consumer, 3427 &wm8962->disable_nb[i]); 3428 if (ret != 0) { 3429 dev_err(codec->dev, 3430 "Failed to register regulator notifier: %d\n", 3431 ret); 3432 } 3433 } 3434 3435 wm8962_add_widgets(codec); 3436 3437 /* Save boards having to disable DMIC when not in use */ 3438 dmicclk = false; 3439 dmicdat = false; 3440 for (i = 0; i < WM8962_MAX_GPIO; i++) { 3441 switch (snd_soc_read(codec, WM8962_GPIO_BASE + i) 3442 & WM8962_GP2_FN_MASK) { 3443 case WM8962_GPIO_FN_DMICCLK: 3444 dmicclk = true; 3445 break; 3446 case WM8962_GPIO_FN_DMICDAT: 3447 dmicdat = true; 3448 break; 3449 default: 3450 break; 3451 } 3452 } 3453 if (!dmicclk || !dmicdat) { 3454 dev_dbg(codec->dev, "DMIC not in use, disabling\n"); 3455 snd_soc_dapm_nc_pin(dapm, "DMICDAT"); 3456 } 3457 if (dmicclk != dmicdat) 3458 dev_warn(codec->dev, "DMIC GPIOs partially configured\n"); 3459 3460 wm8962_init_beep(codec); 3461 wm8962_init_gpio(codec); 3462 3463 return 0; 3464 } 3465 3466 static int wm8962_remove(struct snd_soc_codec *codec) 3467 { 3468 struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec); 3469 int i; 3470 3471 cancel_delayed_work_sync(&wm8962->mic_work); 3472 3473 wm8962_free_gpio(codec); 3474 wm8962_free_beep(codec); 3475 for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++) 3476 regulator_unregister_notifier(wm8962->supplies[i].consumer, 3477 &wm8962->disable_nb[i]); 3478 3479 return 0; 3480 } 3481 3482 static const struct snd_soc_codec_driver soc_codec_dev_wm8962 = { 3483 .probe = wm8962_probe, 3484 .remove = wm8962_remove, 3485 .set_bias_level = wm8962_set_bias_level, 3486 .set_pll = wm8962_set_fll, 3487 .idle_bias_off = true, 3488 }; 3489 3490 /* Improve power consumption for IN4 DC measurement mode */ 3491 static const struct reg_sequence wm8962_dc_measure[] = { 3492 { 0xfd, 0x1 }, 3493 { 0xcc, 0x40 }, 3494 { 0xfd, 0 }, 3495 }; 3496 3497 static const struct regmap_config wm8962_regmap = { 3498 .reg_bits = 16, 3499 .val_bits = 16, 3500 3501 .max_register = WM8962_MAX_REGISTER, 3502 .reg_defaults = wm8962_reg, 3503 .num_reg_defaults = ARRAY_SIZE(wm8962_reg), 3504 .volatile_reg = wm8962_volatile_register, 3505 .readable_reg = wm8962_readable_register, 3506 .cache_type = REGCACHE_RBTREE, 3507 }; 3508 3509 static int wm8962_set_pdata_from_of(struct i2c_client *i2c, 3510 struct wm8962_pdata *pdata) 3511 { 3512 const struct device_node *np = i2c->dev.of_node; 3513 u32 val32; 3514 int i; 3515 3516 if (of_property_read_bool(np, "spk-mono")) 3517 pdata->spk_mono = true; 3518 3519 if (of_property_read_u32(np, "mic-cfg", &val32) >= 0) 3520 pdata->mic_cfg = val32; 3521 3522 if (of_property_read_u32_array(np, "gpio-cfg", pdata->gpio_init, 3523 ARRAY_SIZE(pdata->gpio_init)) >= 0) 3524 for (i = 0; i < ARRAY_SIZE(pdata->gpio_init); i++) { 3525 /* 3526 * The range of GPIO register value is [0x0, 0xffff] 3527 * While the default value of each register is 0x0 3528 * Any other value will be regarded as default value 3529 */ 3530 if (pdata->gpio_init[i] > 0xffff) 3531 pdata->gpio_init[i] = 0x0; 3532 } 3533 3534 pdata->mclk = devm_clk_get(&i2c->dev, NULL); 3535 3536 return 0; 3537 } 3538 3539 static int wm8962_i2c_probe(struct i2c_client *i2c, 3540 const struct i2c_device_id *id) 3541 { 3542 struct wm8962_pdata *pdata = dev_get_platdata(&i2c->dev); 3543 struct wm8962_priv *wm8962; 3544 unsigned int reg; 3545 int ret, i, irq_pol, trigger; 3546 3547 wm8962 = devm_kzalloc(&i2c->dev, sizeof(*wm8962), GFP_KERNEL); 3548 if (wm8962 == NULL) 3549 return -ENOMEM; 3550 3551 mutex_init(&wm8962->dsp2_ena_lock); 3552 3553 i2c_set_clientdata(i2c, wm8962); 3554 3555 INIT_DELAYED_WORK(&wm8962->mic_work, wm8962_mic_work); 3556 init_completion(&wm8962->fll_lock); 3557 wm8962->irq = i2c->irq; 3558 3559 /* If platform data was supplied, update the default data in priv */ 3560 if (pdata) { 3561 memcpy(&wm8962->pdata, pdata, sizeof(struct wm8962_pdata)); 3562 } else if (i2c->dev.of_node) { 3563 ret = wm8962_set_pdata_from_of(i2c, &wm8962->pdata); 3564 if (ret != 0) 3565 return ret; 3566 } 3567 3568 /* Mark the mclk pointer to NULL if no mclk assigned */ 3569 if (IS_ERR(wm8962->pdata.mclk)) { 3570 /* But do not ignore the request for probe defer */ 3571 if (PTR_ERR(wm8962->pdata.mclk) == -EPROBE_DEFER) 3572 return -EPROBE_DEFER; 3573 wm8962->pdata.mclk = NULL; 3574 } 3575 3576 for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++) 3577 wm8962->supplies[i].supply = wm8962_supply_names[i]; 3578 3579 ret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm8962->supplies), 3580 wm8962->supplies); 3581 if (ret != 0) { 3582 dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret); 3583 goto err; 3584 } 3585 3586 ret = regulator_bulk_enable(ARRAY_SIZE(wm8962->supplies), 3587 wm8962->supplies); 3588 if (ret != 0) { 3589 dev_err(&i2c->dev, "Failed to enable supplies: %d\n", ret); 3590 return ret; 3591 } 3592 3593 wm8962->regmap = devm_regmap_init_i2c(i2c, &wm8962_regmap); 3594 if (IS_ERR(wm8962->regmap)) { 3595 ret = PTR_ERR(wm8962->regmap); 3596 dev_err(&i2c->dev, "Failed to allocate regmap: %d\n", ret); 3597 goto err_enable; 3598 } 3599 3600 /* 3601 * We haven't marked the chip revision as volatile due to 3602 * sharing a register with the right input volume; explicitly 3603 * bypass the cache to read it. 3604 */ 3605 regcache_cache_bypass(wm8962->regmap, true); 3606 3607 ret = regmap_read(wm8962->regmap, WM8962_SOFTWARE_RESET, ®); 3608 if (ret < 0) { 3609 dev_err(&i2c->dev, "Failed to read ID register\n"); 3610 goto err_enable; 3611 } 3612 if (reg != 0x6243) { 3613 dev_err(&i2c->dev, 3614 "Device is not a WM8962, ID %x != 0x6243\n", reg); 3615 ret = -EINVAL; 3616 goto err_enable; 3617 } 3618 3619 ret = regmap_read(wm8962->regmap, WM8962_RIGHT_INPUT_VOLUME, ®); 3620 if (ret < 0) { 3621 dev_err(&i2c->dev, "Failed to read device revision: %d\n", 3622 ret); 3623 goto err_enable; 3624 } 3625 3626 dev_info(&i2c->dev, "customer id %x revision %c\n", 3627 (reg & WM8962_CUST_ID_MASK) >> WM8962_CUST_ID_SHIFT, 3628 ((reg & WM8962_CHIP_REV_MASK) >> WM8962_CHIP_REV_SHIFT) 3629 + 'A'); 3630 3631 regcache_cache_bypass(wm8962->regmap, false); 3632 3633 ret = wm8962_reset(wm8962); 3634 if (ret < 0) { 3635 dev_err(&i2c->dev, "Failed to issue reset\n"); 3636 goto err_enable; 3637 } 3638 3639 /* SYSCLK defaults to on; make sure it is off so we can safely 3640 * write to registers if the device is declocked. 3641 */ 3642 regmap_update_bits(wm8962->regmap, WM8962_CLOCKING2, 3643 WM8962_SYSCLK_ENA, 0); 3644 3645 /* Ensure we have soft control over all registers */ 3646 regmap_update_bits(wm8962->regmap, WM8962_CLOCKING2, 3647 WM8962_CLKREG_OVD, WM8962_CLKREG_OVD); 3648 3649 /* Ensure that the oscillator and PLLs are disabled */ 3650 regmap_update_bits(wm8962->regmap, WM8962_PLL2, 3651 WM8962_OSC_ENA | WM8962_PLL2_ENA | WM8962_PLL3_ENA, 3652 0); 3653 3654 /* Apply static configuration for GPIOs */ 3655 for (i = 0; i < ARRAY_SIZE(wm8962->pdata.gpio_init); i++) 3656 if (wm8962->pdata.gpio_init[i]) { 3657 wm8962_set_gpio_mode(wm8962, i + 1); 3658 regmap_write(wm8962->regmap, 0x200 + i, 3659 wm8962->pdata.gpio_init[i] & 0xffff); 3660 } 3661 3662 3663 /* Put the speakers into mono mode? */ 3664 if (wm8962->pdata.spk_mono) 3665 regmap_update_bits(wm8962->regmap, WM8962_CLASS_D_CONTROL_2, 3666 WM8962_SPK_MONO_MASK, WM8962_SPK_MONO); 3667 3668 /* Micbias setup, detection enable and detection 3669 * threasholds. */ 3670 if (wm8962->pdata.mic_cfg) 3671 regmap_update_bits(wm8962->regmap, WM8962_ADDITIONAL_CONTROL_4, 3672 WM8962_MICDET_ENA | 3673 WM8962_MICDET_THR_MASK | 3674 WM8962_MICSHORT_THR_MASK | 3675 WM8962_MICBIAS_LVL, 3676 wm8962->pdata.mic_cfg); 3677 3678 /* Latch volume update bits */ 3679 regmap_update_bits(wm8962->regmap, WM8962_LEFT_INPUT_VOLUME, 3680 WM8962_IN_VU, WM8962_IN_VU); 3681 regmap_update_bits(wm8962->regmap, WM8962_RIGHT_INPUT_VOLUME, 3682 WM8962_IN_VU, WM8962_IN_VU); 3683 regmap_update_bits(wm8962->regmap, WM8962_LEFT_ADC_VOLUME, 3684 WM8962_ADC_VU, WM8962_ADC_VU); 3685 regmap_update_bits(wm8962->regmap, WM8962_RIGHT_ADC_VOLUME, 3686 WM8962_ADC_VU, WM8962_ADC_VU); 3687 regmap_update_bits(wm8962->regmap, WM8962_LEFT_DAC_VOLUME, 3688 WM8962_DAC_VU, WM8962_DAC_VU); 3689 regmap_update_bits(wm8962->regmap, WM8962_RIGHT_DAC_VOLUME, 3690 WM8962_DAC_VU, WM8962_DAC_VU); 3691 regmap_update_bits(wm8962->regmap, WM8962_SPKOUTL_VOLUME, 3692 WM8962_SPKOUT_VU, WM8962_SPKOUT_VU); 3693 regmap_update_bits(wm8962->regmap, WM8962_SPKOUTR_VOLUME, 3694 WM8962_SPKOUT_VU, WM8962_SPKOUT_VU); 3695 regmap_update_bits(wm8962->regmap, WM8962_HPOUTL_VOLUME, 3696 WM8962_HPOUT_VU, WM8962_HPOUT_VU); 3697 regmap_update_bits(wm8962->regmap, WM8962_HPOUTR_VOLUME, 3698 WM8962_HPOUT_VU, WM8962_HPOUT_VU); 3699 3700 /* Stereo control for EQ */ 3701 regmap_update_bits(wm8962->regmap, WM8962_EQ1, 3702 WM8962_EQ_SHARED_COEFF, 0); 3703 3704 /* Don't debouce interrupts so we don't need SYSCLK */ 3705 regmap_update_bits(wm8962->regmap, WM8962_IRQ_DEBOUNCE, 3706 WM8962_FLL_LOCK_DB | WM8962_PLL3_LOCK_DB | 3707 WM8962_PLL2_LOCK_DB | WM8962_TEMP_SHUT_DB, 3708 0); 3709 3710 if (wm8962->pdata.in4_dc_measure) { 3711 ret = regmap_register_patch(wm8962->regmap, 3712 wm8962_dc_measure, 3713 ARRAY_SIZE(wm8962_dc_measure)); 3714 if (ret != 0) 3715 dev_err(&i2c->dev, 3716 "Failed to configure for DC measurement: %d\n", 3717 ret); 3718 } 3719 3720 if (wm8962->irq) { 3721 if (wm8962->pdata.irq_active_low) { 3722 trigger = IRQF_TRIGGER_LOW; 3723 irq_pol = WM8962_IRQ_POL; 3724 } else { 3725 trigger = IRQF_TRIGGER_HIGH; 3726 irq_pol = 0; 3727 } 3728 3729 regmap_update_bits(wm8962->regmap, WM8962_INTERRUPT_CONTROL, 3730 WM8962_IRQ_POL, irq_pol); 3731 3732 ret = devm_request_threaded_irq(&i2c->dev, wm8962->irq, NULL, 3733 wm8962_irq, 3734 trigger | IRQF_ONESHOT, 3735 "wm8962", &i2c->dev); 3736 if (ret != 0) { 3737 dev_err(&i2c->dev, "Failed to request IRQ %d: %d\n", 3738 wm8962->irq, ret); 3739 wm8962->irq = 0; 3740 /* Non-fatal */ 3741 } else { 3742 /* Enable some IRQs by default */ 3743 regmap_update_bits(wm8962->regmap, 3744 WM8962_INTERRUPT_STATUS_2_MASK, 3745 WM8962_FLL_LOCK_EINT | 3746 WM8962_TEMP_SHUT_EINT | 3747 WM8962_FIFOS_ERR_EINT, 0); 3748 } 3749 } 3750 3751 pm_runtime_enable(&i2c->dev); 3752 pm_request_idle(&i2c->dev); 3753 3754 ret = snd_soc_register_codec(&i2c->dev, 3755 &soc_codec_dev_wm8962, &wm8962_dai, 1); 3756 if (ret < 0) 3757 goto err_pm_runtime; 3758 3759 regcache_cache_only(wm8962->regmap, true); 3760 3761 /* The drivers should power up as needed */ 3762 regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies); 3763 3764 return 0; 3765 3766 err_pm_runtime: 3767 pm_runtime_disable(&i2c->dev); 3768 err_enable: 3769 regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies); 3770 err: 3771 return ret; 3772 } 3773 3774 static int wm8962_i2c_remove(struct i2c_client *client) 3775 { 3776 snd_soc_unregister_codec(&client->dev); 3777 pm_runtime_disable(&client->dev); 3778 return 0; 3779 } 3780 3781 #ifdef CONFIG_PM 3782 static int wm8962_runtime_resume(struct device *dev) 3783 { 3784 struct wm8962_priv *wm8962 = dev_get_drvdata(dev); 3785 int ret; 3786 3787 ret = clk_prepare_enable(wm8962->pdata.mclk); 3788 if (ret) { 3789 dev_err(dev, "Failed to enable MCLK: %d\n", ret); 3790 return ret; 3791 } 3792 3793 ret = regulator_bulk_enable(ARRAY_SIZE(wm8962->supplies), 3794 wm8962->supplies); 3795 if (ret != 0) { 3796 dev_err(dev, "Failed to enable supplies: %d\n", ret); 3797 goto disable_clock; 3798 } 3799 3800 regcache_cache_only(wm8962->regmap, false); 3801 3802 wm8962_reset(wm8962); 3803 3804 regcache_mark_dirty(wm8962->regmap); 3805 3806 /* SYSCLK defaults to on; make sure it is off so we can safely 3807 * write to registers if the device is declocked. 3808 */ 3809 regmap_update_bits(wm8962->regmap, WM8962_CLOCKING2, 3810 WM8962_SYSCLK_ENA, 0); 3811 3812 /* Ensure we have soft control over all registers */ 3813 regmap_update_bits(wm8962->regmap, WM8962_CLOCKING2, 3814 WM8962_CLKREG_OVD, WM8962_CLKREG_OVD); 3815 3816 /* Ensure that the oscillator and PLLs are disabled */ 3817 regmap_update_bits(wm8962->regmap, WM8962_PLL2, 3818 WM8962_OSC_ENA | WM8962_PLL2_ENA | WM8962_PLL3_ENA, 3819 0); 3820 3821 regcache_sync(wm8962->regmap); 3822 3823 regmap_update_bits(wm8962->regmap, WM8962_ANTI_POP, 3824 WM8962_STARTUP_BIAS_ENA | WM8962_VMID_BUF_ENA, 3825 WM8962_STARTUP_BIAS_ENA | WM8962_VMID_BUF_ENA); 3826 3827 /* Bias enable at 2*5k (fast start-up) */ 3828 regmap_update_bits(wm8962->regmap, WM8962_PWR_MGMT_1, 3829 WM8962_BIAS_ENA | WM8962_VMID_SEL_MASK, 3830 WM8962_BIAS_ENA | 0x180); 3831 3832 msleep(5); 3833 3834 return 0; 3835 3836 disable_clock: 3837 clk_disable_unprepare(wm8962->pdata.mclk); 3838 return ret; 3839 } 3840 3841 static int wm8962_runtime_suspend(struct device *dev) 3842 { 3843 struct wm8962_priv *wm8962 = dev_get_drvdata(dev); 3844 3845 regmap_update_bits(wm8962->regmap, WM8962_PWR_MGMT_1, 3846 WM8962_VMID_SEL_MASK | WM8962_BIAS_ENA, 0); 3847 3848 regmap_update_bits(wm8962->regmap, WM8962_ANTI_POP, 3849 WM8962_STARTUP_BIAS_ENA | 3850 WM8962_VMID_BUF_ENA, 0); 3851 3852 regcache_cache_only(wm8962->regmap, true); 3853 3854 regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), 3855 wm8962->supplies); 3856 3857 clk_disable_unprepare(wm8962->pdata.mclk); 3858 3859 return 0; 3860 } 3861 #endif 3862 3863 static const struct dev_pm_ops wm8962_pm = { 3864 SET_RUNTIME_PM_OPS(wm8962_runtime_suspend, wm8962_runtime_resume, NULL) 3865 }; 3866 3867 static const struct i2c_device_id wm8962_i2c_id[] = { 3868 { "wm8962", 0 }, 3869 { } 3870 }; 3871 MODULE_DEVICE_TABLE(i2c, wm8962_i2c_id); 3872 3873 static const struct of_device_id wm8962_of_match[] = { 3874 { .compatible = "wlf,wm8962", }, 3875 { } 3876 }; 3877 MODULE_DEVICE_TABLE(of, wm8962_of_match); 3878 3879 static struct i2c_driver wm8962_i2c_driver = { 3880 .driver = { 3881 .name = "wm8962", 3882 .of_match_table = wm8962_of_match, 3883 .pm = &wm8962_pm, 3884 }, 3885 .probe = wm8962_i2c_probe, 3886 .remove = wm8962_i2c_remove, 3887 .id_table = wm8962_i2c_id, 3888 }; 3889 3890 module_i2c_driver(wm8962_i2c_driver); 3891 3892 MODULE_DESCRIPTION("ASoC WM8962 driver"); 3893 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>"); 3894 MODULE_LICENSE("GPL"); 3895