1 /* SPDX-License-Identifier: GPL-2.0+ */ 2 /* 3 * tfa9879.h -- driver for NXP Semiconductors TFA9879 4 * 5 * Copyright (C) 2014 Axentia Technologies AB 6 * Author: Peter Rosin <peda@axentia.se> 7 */ 8 9 #ifndef _TFA9879_H 10 #define _TFA9879_H 11 12 #define TFA9879_DEVICE_CONTROL 0x00 13 #define TFA9879_SERIAL_INTERFACE_1 0x01 14 #define TFA9879_PCM_IOM2_FORMAT_1 0x02 15 #define TFA9879_SERIAL_INTERFACE_2 0x03 16 #define TFA9879_PCM_IOM2_FORMAT_2 0x04 17 #define TFA9879_EQUALIZER_A1 0x05 18 #define TFA9879_EQUALIZER_A2 0x06 19 #define TFA9879_EQUALIZER_B1 0x07 20 #define TFA9879_EQUALIZER_B2 0x08 21 #define TFA9879_EQUALIZER_C1 0x09 22 #define TFA9879_EQUALIZER_C2 0x0a 23 #define TFA9879_EQUALIZER_D1 0x0b 24 #define TFA9879_EQUALIZER_D2 0x0c 25 #define TFA9879_EQUALIZER_E1 0x0d 26 #define TFA9879_EQUALIZER_E2 0x0e 27 #define TFA9879_BYPASS_CONTROL 0x0f 28 #define TFA9879_DYNAMIC_RANGE_COMPR 0x10 29 #define TFA9879_BASS_TREBLE 0x11 30 #define TFA9879_HIGH_PASS_FILTER 0x12 31 #define TFA9879_VOLUME_CONTROL 0x13 32 #define TFA9879_MISC_CONTROL 0x14 33 #define TFA9879_MISC_STATUS 0x15 34 35 /* TFA9879_DEVICE_CONTROL */ 36 #define TFA9879_INPUT_SEL_MASK 0x0010 37 #define TFA9879_INPUT_SEL_SHIFT 4 38 #define TFA9879_OPMODE_MASK 0x0008 39 #define TFA9879_OPMODE_SHIFT 3 40 #define TFA9879_RESET_MASK 0x0002 41 #define TFA9879_RESET_SHIFT 1 42 #define TFA9879_POWERUP_MASK 0x0001 43 #define TFA9879_POWERUP_SHIFT 0 44 45 /* TFA9879_SERIAL_INTERFACE */ 46 #define TFA9879_MONO_SEL_MASK 0x0c00 47 #define TFA9879_MONO_SEL_SHIFT 10 48 #define TFA9879_MONO_SEL_LEFT 0 49 #define TFA9879_MONO_SEL_RIGHT 1 50 #define TFA9879_MONO_SEL_BOTH 2 51 #define TFA9879_I2S_FS_MASK 0x03c0 52 #define TFA9879_I2S_FS_SHIFT 6 53 #define TFA9879_I2S_FS_8000 0 54 #define TFA9879_I2S_FS_11025 1 55 #define TFA9879_I2S_FS_12000 2 56 #define TFA9879_I2S_FS_16000 3 57 #define TFA9879_I2S_FS_22050 4 58 #define TFA9879_I2S_FS_24000 5 59 #define TFA9879_I2S_FS_32000 6 60 #define TFA9879_I2S_FS_44100 7 61 #define TFA9879_I2S_FS_48000 8 62 #define TFA9879_I2S_FS_64000 9 63 #define TFA9879_I2S_FS_88200 10 64 #define TFA9879_I2S_FS_96000 11 65 #define TFA9879_I2S_SET_MASK 0x0038 66 #define TFA9879_I2S_SET_SHIFT 3 67 #define TFA9879_I2S_SET_MSB_J_24 2 68 #define TFA9879_I2S_SET_I2S_24 3 69 #define TFA9879_I2S_SET_LSB_J_16 4 70 #define TFA9879_I2S_SET_LSB_J_18 5 71 #define TFA9879_I2S_SET_LSB_J_20 6 72 #define TFA9879_I2S_SET_LSB_J_24 7 73 #define TFA9879_SCK_POL_MASK 0x0004 74 #define TFA9879_SCK_POL_SHIFT 2 75 #define TFA9879_SCK_POL_NORMAL 0 76 #define TFA9879_SCK_POL_INVERSE 1 77 #define TFA9879_I_MODE_MASK 0x0003 78 #define TFA9879_I_MODE_SHIFT 0 79 #define TFA9879_I_MODE_I2S 0 80 #define TFA9879_I_MODE_PCM_IOM2_SHORT 1 81 #define TFA9879_I_MODE_PCM_IOM2_LONG 2 82 83 /* TFA9879_PCM_IOM2_FORMAT */ 84 #define TFA9879_PCM_FS_MASK 0x0800 85 #define TFA9879_PCM_FS_SHIFT 11 86 #define TFA9879_A_LAW_MASK 0x0400 87 #define TFA9879_A_LAW_SHIFT 10 88 #define TFA9879_PCM_COMP_MASK 0x0200 89 #define TFA9879_PCM_COMP_SHIFT 9 90 #define TFA9879_PCM_DL_MASK 0x0100 91 #define TFA9879_PCM_DL_SHIFT 8 92 #define TFA9879_D1_SLOT_MASK 0x00f0 93 #define TFA9879_D1_SLOT_SHIFT 4 94 #define TFA9879_D2_SLOT_MASK 0x000f 95 #define TFA9879_D2_SLOT_SHIFT 0 96 97 /* TFA9879_EQUALIZER_X1 */ 98 #define TFA9879_T1_MASK 0x8000 99 #define TFA9879_T1_SHIFT 15 100 #define TFA9879_K1M_MASK 0x7ff0 101 #define TFA9879_K1M_SHIFT 4 102 #define TFA9879_K1E_MASK 0x000f 103 #define TFA9879_K1E_SHIFT 0 104 105 /* TFA9879_EQUALIZER_X2 */ 106 #define TFA9879_T2_MASK 0x8000 107 #define TFA9879_T2_SHIFT 15 108 #define TFA9879_K2M_MASK 0x7800 109 #define TFA9879_K2M_SHIFT 11 110 #define TFA9879_K2E_MASK 0x0700 111 #define TFA9879_K2E_SHIFT 8 112 #define TFA9879_K0_MASK 0x00fe 113 #define TFA9879_K0_SHIFT 1 114 #define TFA9879_S_MASK 0x0001 115 #define TFA9879_S_SHIFT 0 116 117 /* TFA9879_BYPASS_CONTROL */ 118 #define TFA9879_L_OCP_MASK 0x00c0 119 #define TFA9879_L_OCP_SHIFT 6 120 #define TFA9879_L_OTP_MASK 0x0030 121 #define TFA9879_L_OTP_SHIFT 4 122 #define TFA9879_CLIPCTRL_MASK 0x0008 123 #define TFA9879_CLIPCTRL_SHIFT 3 124 #define TFA9879_HPF_BP_MASK 0x0004 125 #define TFA9879_HPF_BP_SHIFT 2 126 #define TFA9879_DRC_BP_MASK 0x0002 127 #define TFA9879_DRC_BP_SHIFT 1 128 #define TFA9879_EQ_BP_MASK 0x0001 129 #define TFA9879_EQ_BP_SHIFT 0 130 131 /* TFA9879_DYNAMIC_RANGE_COMPR */ 132 #define TFA9879_AT_LVL_MASK 0xf000 133 #define TFA9879_AT_LVL_SHIFT 12 134 #define TFA9879_AT_RATE_MASK 0x0f00 135 #define TFA9879_AT_RATE_SHIFT 8 136 #define TFA9879_RL_LVL_MASK 0x00f0 137 #define TFA9879_RL_LVL_SHIFT 4 138 #define TFA9879_RL_RATE_MASK 0x000f 139 #define TFA9879_RL_RATE_SHIFT 0 140 141 /* TFA9879_BASS_TREBLE */ 142 #define TFA9879_G_TRBLE_MASK 0x3e00 143 #define TFA9879_G_TRBLE_SHIFT 9 144 #define TFA9879_F_TRBLE_MASK 0x0180 145 #define TFA9879_F_TRBLE_SHIFT 7 146 #define TFA9879_G_BASS_MASK 0x007c 147 #define TFA9879_G_BASS_SHIFT 2 148 #define TFA9879_F_BASS_MASK 0x0003 149 #define TFA9879_F_BASS_SHIFT 0 150 151 /* TFA9879_HIGH_PASS_FILTER */ 152 #define TFA9879_HP_CTRL_MASK 0x00ff 153 #define TFA9879_HP_CTRL_SHIFT 0 154 155 /* TFA9879_VOLUME_CONTROL */ 156 #define TFA9879_ZR_CRSS_MASK 0x1000 157 #define TFA9879_ZR_CRSS_SHIFT 12 158 #define TFA9879_VOL_MASK 0x00ff 159 #define TFA9879_VOL_SHIFT 0 160 161 /* TFA9879_MISC_CONTROL */ 162 #define TFA9879_DE_PHAS_MASK 0x0c00 163 #define TFA9879_DE_PHAS_SHIFT 10 164 #define TFA9879_H_MUTE_MASK 0x0200 165 #define TFA9879_H_MUTE_SHIFT 9 166 #define TFA9879_S_MUTE_MASK 0x0100 167 #define TFA9879_S_MUTE_SHIFT 8 168 #define TFA9879_P_LIM_MASK 0x00ff 169 #define TFA9879_P_LIM_SHIFT 0 170 171 /* TFA9879_MISC_STATUS */ 172 #define TFA9879_PS_MASK 0x4000 173 #define TFA9879_PS_SHIFT 14 174 #define TFA9879_PORA_MASK 0x2000 175 #define TFA9879_PORA_SHIFT 13 176 #define TFA9879_AMP_MASK 0x0600 177 #define TFA9879_AMP_SHIFT 9 178 #define TFA9879_IBP_2_MASK 0x0100 179 #define TFA9879_IBP_2_SHIFT 8 180 #define TFA9879_OFP_2_MASK 0x0080 181 #define TFA9879_OFP_2_SHIFT 7 182 #define TFA9879_UFP_2_MASK 0x0040 183 #define TFA9879_UFP_2_SHIFT 6 184 #define TFA9879_IBP_1_MASK 0x0020 185 #define TFA9879_IBP_1_SHIFT 5 186 #define TFA9879_OFP_1_MASK 0x0010 187 #define TFA9879_OFP_1_SHIFT 4 188 #define TFA9879_UFP_1_MASK 0x0008 189 #define TFA9879_UFP_1_SHIFT 3 190 #define TFA9879_OCPOKA_MASK 0x0004 191 #define TFA9879_OCPOKA_SHIFT 2 192 #define TFA9879_OCPOKB_MASK 0x0002 193 #define TFA9879_OCPOKB_SHIFT 1 194 #define TFA9879_OTPOK_MASK 0x0001 195 #define TFA9879_OTPOK_SHIFT 0 196 197 #endif 198