1 // SPDX-License-Identifier: GPL-2.0-only 2 /* 3 * rt286.c -- RT286 ALSA SoC audio codec driver 4 * 5 * Copyright 2013 Realtek Semiconductor Corp. 6 * Author: Bard Liao <bardliao@realtek.com> 7 */ 8 9 #include <linux/module.h> 10 #include <linux/moduleparam.h> 11 #include <linux/init.h> 12 #include <linux/delay.h> 13 #include <linux/pm.h> 14 #include <linux/i2c.h> 15 #include <linux/platform_device.h> 16 #include <linux/spi/spi.h> 17 #include <linux/dmi.h> 18 #include <linux/acpi.h> 19 #include <sound/core.h> 20 #include <sound/pcm.h> 21 #include <sound/pcm_params.h> 22 #include <sound/soc.h> 23 #include <sound/soc-dapm.h> 24 #include <sound/initval.h> 25 #include <sound/tlv.h> 26 #include <sound/jack.h> 27 #include <linux/workqueue.h> 28 #include <sound/rt286.h> 29 30 #include "rl6347a.h" 31 #include "rt286.h" 32 33 #define RT286_VENDOR_ID 0x10ec0286 34 #define RT288_VENDOR_ID 0x10ec0288 35 36 struct rt286_priv { 37 struct reg_default *index_cache; 38 int index_cache_size; 39 struct regmap *regmap; 40 struct snd_soc_component *component; 41 struct rt286_platform_data pdata; 42 struct i2c_client *i2c; 43 struct snd_soc_jack *jack; 44 struct delayed_work jack_detect_work; 45 int sys_clk; 46 int clk_id; 47 }; 48 49 static const struct reg_default rt286_index_def[] = { 50 { 0x01, 0xaaaa }, 51 { 0x02, 0x8aaa }, 52 { 0x03, 0x0002 }, 53 { 0x04, 0xaf01 }, 54 { 0x08, 0x000d }, 55 { 0x09, 0xd810 }, 56 { 0x0a, 0x0120 }, 57 { 0x0b, 0x0000 }, 58 { 0x0d, 0x2800 }, 59 { 0x0f, 0x0000 }, 60 { 0x19, 0x0a17 }, 61 { 0x20, 0x0020 }, 62 { 0x33, 0x0208 }, 63 { 0x49, 0x0004 }, 64 { 0x4f, 0x50e9 }, 65 { 0x50, 0x2000 }, 66 { 0x63, 0x2902 }, 67 { 0x67, 0x1111 }, 68 { 0x68, 0x1016 }, 69 { 0x69, 0x273f }, 70 }; 71 #define INDEX_CACHE_SIZE ARRAY_SIZE(rt286_index_def) 72 73 static const struct reg_default rt286_reg[] = { 74 { 0x00170500, 0x00000400 }, 75 { 0x00220000, 0x00000031 }, 76 { 0x00239000, 0x0000007f }, 77 { 0x0023a000, 0x0000007f }, 78 { 0x00270500, 0x00000400 }, 79 { 0x00370500, 0x00000400 }, 80 { 0x00870500, 0x00000400 }, 81 { 0x00920000, 0x00000031 }, 82 { 0x00935000, 0x000000c3 }, 83 { 0x00936000, 0x000000c3 }, 84 { 0x00970500, 0x00000400 }, 85 { 0x00b37000, 0x00000097 }, 86 { 0x00b37200, 0x00000097 }, 87 { 0x00b37300, 0x00000097 }, 88 { 0x00c37000, 0x00000000 }, 89 { 0x00c37100, 0x00000080 }, 90 { 0x01270500, 0x00000400 }, 91 { 0x01370500, 0x00000400 }, 92 { 0x01371f00, 0x411111f0 }, 93 { 0x01439000, 0x00000080 }, 94 { 0x0143a000, 0x00000080 }, 95 { 0x01470700, 0x00000000 }, 96 { 0x01470500, 0x00000400 }, 97 { 0x01470c00, 0x00000000 }, 98 { 0x01470100, 0x00000000 }, 99 { 0x01837000, 0x00000000 }, 100 { 0x01870500, 0x00000400 }, 101 { 0x02050000, 0x00000000 }, 102 { 0x02139000, 0x00000080 }, 103 { 0x0213a000, 0x00000080 }, 104 { 0x02170100, 0x00000000 }, 105 { 0x02170500, 0x00000400 }, 106 { 0x02170700, 0x00000000 }, 107 { 0x02270100, 0x00000000 }, 108 { 0x02370100, 0x00000000 }, 109 { 0x01870700, 0x00000020 }, 110 { 0x00830000, 0x000000c3 }, 111 { 0x00930000, 0x000000c3 }, 112 { 0x01270700, 0x00000000 }, 113 }; 114 115 static bool rt286_volatile_register(struct device *dev, unsigned int reg) 116 { 117 switch (reg) { 118 case 0 ... 0xff: 119 case RT286_GET_PARAM(AC_NODE_ROOT, AC_PAR_VENDOR_ID): 120 case RT286_GET_HP_SENSE: 121 case RT286_GET_MIC1_SENSE: 122 case RT286_PROC_COEF: 123 return true; 124 default: 125 return false; 126 } 127 128 129 } 130 131 static bool rt286_readable_register(struct device *dev, unsigned int reg) 132 { 133 switch (reg) { 134 case 0 ... 0xff: 135 case RT286_GET_PARAM(AC_NODE_ROOT, AC_PAR_VENDOR_ID): 136 case RT286_GET_HP_SENSE: 137 case RT286_GET_MIC1_SENSE: 138 case RT286_SET_AUDIO_POWER: 139 case RT286_SET_HPO_POWER: 140 case RT286_SET_SPK_POWER: 141 case RT286_SET_DMIC1_POWER: 142 case RT286_SPK_MUX: 143 case RT286_HPO_MUX: 144 case RT286_ADC0_MUX: 145 case RT286_ADC1_MUX: 146 case RT286_SET_MIC1: 147 case RT286_SET_PIN_HPO: 148 case RT286_SET_PIN_SPK: 149 case RT286_SET_PIN_DMIC1: 150 case RT286_SPK_EAPD: 151 case RT286_SET_AMP_GAIN_HPO: 152 case RT286_SET_DMIC2_DEFAULT: 153 case RT286_DACL_GAIN: 154 case RT286_DACR_GAIN: 155 case RT286_ADCL_GAIN: 156 case RT286_ADCR_GAIN: 157 case RT286_MIC_GAIN: 158 case RT286_SPOL_GAIN: 159 case RT286_SPOR_GAIN: 160 case RT286_HPOL_GAIN: 161 case RT286_HPOR_GAIN: 162 case RT286_F_DAC_SWITCH: 163 case RT286_F_RECMIX_SWITCH: 164 case RT286_REC_MIC_SWITCH: 165 case RT286_REC_I2S_SWITCH: 166 case RT286_REC_LINE_SWITCH: 167 case RT286_REC_BEEP_SWITCH: 168 case RT286_DAC_FORMAT: 169 case RT286_ADC_FORMAT: 170 case RT286_COEF_INDEX: 171 case RT286_PROC_COEF: 172 case RT286_SET_AMP_GAIN_ADC_IN1: 173 case RT286_SET_AMP_GAIN_ADC_IN2: 174 case RT286_SET_GPIO_MASK: 175 case RT286_SET_GPIO_DIRECTION: 176 case RT286_SET_GPIO_DATA: 177 case RT286_SET_POWER(RT286_DAC_OUT1): 178 case RT286_SET_POWER(RT286_DAC_OUT2): 179 case RT286_SET_POWER(RT286_ADC_IN1): 180 case RT286_SET_POWER(RT286_ADC_IN2): 181 case RT286_SET_POWER(RT286_DMIC2): 182 case RT286_SET_POWER(RT286_MIC1): 183 return true; 184 default: 185 return false; 186 } 187 } 188 189 #ifdef CONFIG_PM 190 static void rt286_index_sync(struct snd_soc_component *component) 191 { 192 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 193 int i; 194 195 for (i = 0; i < INDEX_CACHE_SIZE; i++) { 196 snd_soc_component_write(component, rt286->index_cache[i].reg, 197 rt286->index_cache[i].def); 198 } 199 } 200 #endif 201 202 static int rt286_support_power_controls[] = { 203 RT286_DAC_OUT1, 204 RT286_DAC_OUT2, 205 RT286_ADC_IN1, 206 RT286_ADC_IN2, 207 RT286_MIC1, 208 RT286_DMIC1, 209 RT286_DMIC2, 210 RT286_SPK_OUT, 211 RT286_HP_OUT, 212 }; 213 #define RT286_POWER_REG_LEN ARRAY_SIZE(rt286_support_power_controls) 214 215 static int rt286_jack_detect(struct rt286_priv *rt286, bool *hp, bool *mic) 216 { 217 struct snd_soc_dapm_context *dapm; 218 unsigned int val, buf; 219 220 *hp = false; 221 *mic = false; 222 223 if (!rt286->component) 224 return -EINVAL; 225 226 dapm = snd_soc_component_get_dapm(rt286->component); 227 228 if (rt286->pdata.cbj_en) { 229 regmap_read(rt286->regmap, RT286_GET_HP_SENSE, &buf); 230 *hp = buf & 0x80000000; 231 if (*hp) { 232 /* power on HV,VERF */ 233 regmap_update_bits(rt286->regmap, 234 RT286_DC_GAIN, 0x200, 0x200); 235 236 snd_soc_dapm_force_enable_pin(dapm, "HV"); 237 snd_soc_dapm_force_enable_pin(dapm, "VREF"); 238 /* power LDO1 */ 239 snd_soc_dapm_force_enable_pin(dapm, "LDO1"); 240 snd_soc_dapm_sync(dapm); 241 242 regmap_write(rt286->regmap, RT286_SET_MIC1, 0x24); 243 msleep(50); 244 245 regmap_update_bits(rt286->regmap, 246 RT286_CBJ_CTRL1, 0xfcc0, 0xd400); 247 msleep(300); 248 regmap_read(rt286->regmap, RT286_CBJ_CTRL2, &val); 249 250 if (0x0070 == (val & 0x0070)) { 251 *mic = true; 252 } else { 253 regmap_update_bits(rt286->regmap, 254 RT286_CBJ_CTRL1, 0xfcc0, 0xe400); 255 msleep(300); 256 regmap_read(rt286->regmap, 257 RT286_CBJ_CTRL2, &val); 258 if (0x0070 == (val & 0x0070)) { 259 *mic = true; 260 } else { 261 *mic = false; 262 regmap_update_bits(rt286->regmap, 263 RT286_CBJ_CTRL1, 264 0xfcc0, 0xc400); 265 } 266 } 267 268 regmap_update_bits(rt286->regmap, 269 RT286_DC_GAIN, 0x200, 0x0); 270 271 } else { 272 *mic = false; 273 regmap_write(rt286->regmap, RT286_SET_MIC1, 0x20); 274 regmap_update_bits(rt286->regmap, 275 RT286_CBJ_CTRL1, 0x0400, 0x0000); 276 } 277 } else { 278 regmap_read(rt286->regmap, RT286_GET_HP_SENSE, &buf); 279 *hp = buf & 0x80000000; 280 regmap_read(rt286->regmap, RT286_GET_MIC1_SENSE, &buf); 281 *mic = buf & 0x80000000; 282 } 283 284 if (!*hp) { 285 snd_soc_dapm_disable_pin(dapm, "HV"); 286 snd_soc_dapm_disable_pin(dapm, "VREF"); 287 snd_soc_dapm_disable_pin(dapm, "LDO1"); 288 snd_soc_dapm_sync(dapm); 289 } 290 291 return 0; 292 } 293 294 static void rt286_jack_detect_work(struct work_struct *work) 295 { 296 struct rt286_priv *rt286 = 297 container_of(work, struct rt286_priv, jack_detect_work.work); 298 int status = 0; 299 bool hp = false; 300 bool mic = false; 301 302 rt286_jack_detect(rt286, &hp, &mic); 303 304 if (hp) 305 status |= SND_JACK_HEADPHONE; 306 307 if (mic) 308 status |= SND_JACK_MICROPHONE; 309 310 snd_soc_jack_report(rt286->jack, status, 311 SND_JACK_MICROPHONE | SND_JACK_HEADPHONE); 312 } 313 314 int rt286_mic_detect(struct snd_soc_component *component, struct snd_soc_jack *jack) 315 { 316 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component); 317 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 318 319 rt286->jack = jack; 320 321 if (jack) { 322 /* enable IRQ */ 323 if (rt286->jack->status & SND_JACK_HEADPHONE) 324 snd_soc_dapm_force_enable_pin(dapm, "LDO1"); 325 regmap_update_bits(rt286->regmap, RT286_IRQ_CTRL, 0x2, 0x2); 326 /* Send an initial empty report */ 327 snd_soc_jack_report(rt286->jack, rt286->jack->status, 328 SND_JACK_MICROPHONE | SND_JACK_HEADPHONE); 329 } else { 330 /* disable IRQ */ 331 regmap_update_bits(rt286->regmap, RT286_IRQ_CTRL, 0x2, 0x0); 332 snd_soc_dapm_disable_pin(dapm, "LDO1"); 333 } 334 snd_soc_dapm_sync(dapm); 335 336 return 0; 337 } 338 EXPORT_SYMBOL_GPL(rt286_mic_detect); 339 340 static int is_mclk_mode(struct snd_soc_dapm_widget *source, 341 struct snd_soc_dapm_widget *sink) 342 { 343 struct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm); 344 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 345 346 if (rt286->clk_id == RT286_SCLK_S_MCLK) 347 return 1; 348 else 349 return 0; 350 } 351 352 static const DECLARE_TLV_DB_SCALE(out_vol_tlv, -6350, 50, 0); 353 static const DECLARE_TLV_DB_SCALE(mic_vol_tlv, 0, 1000, 0); 354 355 static const struct snd_kcontrol_new rt286_snd_controls[] = { 356 SOC_DOUBLE_R_TLV("DAC0 Playback Volume", RT286_DACL_GAIN, 357 RT286_DACR_GAIN, 0, 0x7f, 0, out_vol_tlv), 358 SOC_DOUBLE_R("ADC0 Capture Switch", RT286_ADCL_GAIN, 359 RT286_ADCR_GAIN, 7, 1, 1), 360 SOC_DOUBLE_R_TLV("ADC0 Capture Volume", RT286_ADCL_GAIN, 361 RT286_ADCR_GAIN, 0, 0x7f, 0, out_vol_tlv), 362 SOC_SINGLE_TLV("AMIC Volume", RT286_MIC_GAIN, 363 0, 0x3, 0, mic_vol_tlv), 364 SOC_DOUBLE_R("Speaker Playback Switch", RT286_SPOL_GAIN, 365 RT286_SPOR_GAIN, RT286_MUTE_SFT, 1, 1), 366 }; 367 368 /* Digital Mixer */ 369 static const struct snd_kcontrol_new rt286_front_mix[] = { 370 SOC_DAPM_SINGLE("DAC Switch", RT286_F_DAC_SWITCH, 371 RT286_MUTE_SFT, 1, 1), 372 SOC_DAPM_SINGLE("RECMIX Switch", RT286_F_RECMIX_SWITCH, 373 RT286_MUTE_SFT, 1, 1), 374 }; 375 376 /* Analog Input Mixer */ 377 static const struct snd_kcontrol_new rt286_rec_mix[] = { 378 SOC_DAPM_SINGLE("Mic1 Switch", RT286_REC_MIC_SWITCH, 379 RT286_MUTE_SFT, 1, 1), 380 SOC_DAPM_SINGLE("I2S Switch", RT286_REC_I2S_SWITCH, 381 RT286_MUTE_SFT, 1, 1), 382 SOC_DAPM_SINGLE("Line1 Switch", RT286_REC_LINE_SWITCH, 383 RT286_MUTE_SFT, 1, 1), 384 SOC_DAPM_SINGLE("Beep Switch", RT286_REC_BEEP_SWITCH, 385 RT286_MUTE_SFT, 1, 1), 386 }; 387 388 static const struct snd_kcontrol_new spo_enable_control = 389 SOC_DAPM_SINGLE("Switch", RT286_SET_PIN_SPK, 390 RT286_SET_PIN_SFT, 1, 0); 391 392 static const struct snd_kcontrol_new hpol_enable_control = 393 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT286_HPOL_GAIN, 394 RT286_MUTE_SFT, 1, 1); 395 396 static const struct snd_kcontrol_new hpor_enable_control = 397 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT286_HPOR_GAIN, 398 RT286_MUTE_SFT, 1, 1); 399 400 /* ADC0 source */ 401 static const char * const rt286_adc_src[] = { 402 "Mic", "RECMIX", "Dmic" 403 }; 404 405 static const int rt286_adc_values[] = { 406 0, 4, 5, 407 }; 408 409 static SOC_VALUE_ENUM_SINGLE_DECL( 410 rt286_adc0_enum, RT286_ADC0_MUX, RT286_ADC_SEL_SFT, 411 RT286_ADC_SEL_MASK, rt286_adc_src, rt286_adc_values); 412 413 static const struct snd_kcontrol_new rt286_adc0_mux = 414 SOC_DAPM_ENUM("ADC 0 source", rt286_adc0_enum); 415 416 static SOC_VALUE_ENUM_SINGLE_DECL( 417 rt286_adc1_enum, RT286_ADC1_MUX, RT286_ADC_SEL_SFT, 418 RT286_ADC_SEL_MASK, rt286_adc_src, rt286_adc_values); 419 420 static const struct snd_kcontrol_new rt286_adc1_mux = 421 SOC_DAPM_ENUM("ADC 1 source", rt286_adc1_enum); 422 423 static const char * const rt286_dac_src[] = { 424 "Front", "Surround" 425 }; 426 /* HP-OUT source */ 427 static SOC_ENUM_SINGLE_DECL(rt286_hpo_enum, RT286_HPO_MUX, 428 0, rt286_dac_src); 429 430 static const struct snd_kcontrol_new rt286_hpo_mux = 431 SOC_DAPM_ENUM("HPO source", rt286_hpo_enum); 432 433 /* SPK-OUT source */ 434 static SOC_ENUM_SINGLE_DECL(rt286_spo_enum, RT286_SPK_MUX, 435 0, rt286_dac_src); 436 437 static const struct snd_kcontrol_new rt286_spo_mux = 438 SOC_DAPM_ENUM("SPO source", rt286_spo_enum); 439 440 static int rt286_spk_event(struct snd_soc_dapm_widget *w, 441 struct snd_kcontrol *kcontrol, int event) 442 { 443 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); 444 445 switch (event) { 446 case SND_SOC_DAPM_POST_PMU: 447 snd_soc_component_write(component, 448 RT286_SPK_EAPD, RT286_SET_EAPD_HIGH); 449 break; 450 case SND_SOC_DAPM_PRE_PMD: 451 snd_soc_component_write(component, 452 RT286_SPK_EAPD, RT286_SET_EAPD_LOW); 453 break; 454 455 default: 456 return 0; 457 } 458 459 return 0; 460 } 461 462 static int rt286_set_dmic1_event(struct snd_soc_dapm_widget *w, 463 struct snd_kcontrol *kcontrol, int event) 464 { 465 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); 466 467 switch (event) { 468 case SND_SOC_DAPM_POST_PMU: 469 snd_soc_component_write(component, RT286_SET_PIN_DMIC1, 0x20); 470 break; 471 case SND_SOC_DAPM_PRE_PMD: 472 snd_soc_component_write(component, RT286_SET_PIN_DMIC1, 0); 473 break; 474 default: 475 return 0; 476 } 477 478 return 0; 479 } 480 481 static int rt286_ldo2_event(struct snd_soc_dapm_widget *w, 482 struct snd_kcontrol *kcontrol, int event) 483 { 484 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); 485 486 switch (event) { 487 case SND_SOC_DAPM_POST_PMU: 488 snd_soc_component_update_bits(component, RT286_POWER_CTRL2, 0x38, 0x08); 489 break; 490 case SND_SOC_DAPM_PRE_PMD: 491 snd_soc_component_update_bits(component, RT286_POWER_CTRL2, 0x38, 0x30); 492 break; 493 default: 494 return 0; 495 } 496 497 return 0; 498 } 499 500 static int rt286_mic1_event(struct snd_soc_dapm_widget *w, 501 struct snd_kcontrol *kcontrol, int event) 502 { 503 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); 504 505 switch (event) { 506 case SND_SOC_DAPM_PRE_PMU: 507 snd_soc_component_update_bits(component, 508 RT286_A_BIAS_CTRL3, 0xc000, 0x8000); 509 snd_soc_component_update_bits(component, 510 RT286_A_BIAS_CTRL2, 0xc000, 0x8000); 511 break; 512 case SND_SOC_DAPM_POST_PMD: 513 snd_soc_component_update_bits(component, 514 RT286_A_BIAS_CTRL3, 0xc000, 0x0000); 515 snd_soc_component_update_bits(component, 516 RT286_A_BIAS_CTRL2, 0xc000, 0x0000); 517 break; 518 default: 519 return 0; 520 } 521 522 return 0; 523 } 524 525 static const struct snd_soc_dapm_widget rt286_dapm_widgets[] = { 526 SND_SOC_DAPM_SUPPLY_S("HV", 1, RT286_POWER_CTRL1, 527 12, 1, NULL, 0), 528 SND_SOC_DAPM_SUPPLY("VREF", RT286_POWER_CTRL1, 529 0, 1, NULL, 0), 530 SND_SOC_DAPM_SUPPLY_S("LDO1", 1, RT286_POWER_CTRL2, 531 2, 0, NULL, 0), 532 SND_SOC_DAPM_SUPPLY_S("LDO2", 2, RT286_POWER_CTRL1, 533 13, 1, rt286_ldo2_event, SND_SOC_DAPM_PRE_PMD | 534 SND_SOC_DAPM_POST_PMU), 535 SND_SOC_DAPM_SUPPLY("MCLK MODE", RT286_PLL_CTRL1, 536 5, 0, NULL, 0), 537 SND_SOC_DAPM_SUPPLY("MIC1 Input Buffer", SND_SOC_NOPM, 538 0, 0, rt286_mic1_event, SND_SOC_DAPM_PRE_PMU | 539 SND_SOC_DAPM_POST_PMD), 540 541 /* Input Lines */ 542 SND_SOC_DAPM_INPUT("DMIC1 Pin"), 543 SND_SOC_DAPM_INPUT("DMIC2 Pin"), 544 SND_SOC_DAPM_INPUT("MIC1"), 545 SND_SOC_DAPM_INPUT("LINE1"), 546 SND_SOC_DAPM_INPUT("Beep"), 547 548 /* DMIC */ 549 SND_SOC_DAPM_PGA_E("DMIC1", RT286_SET_POWER(RT286_DMIC1), 0, 1, 550 NULL, 0, rt286_set_dmic1_event, 551 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU), 552 SND_SOC_DAPM_PGA("DMIC2", RT286_SET_POWER(RT286_DMIC2), 0, 1, 553 NULL, 0), 554 SND_SOC_DAPM_SUPPLY("DMIC Receiver", SND_SOC_NOPM, 555 0, 0, NULL, 0), 556 557 /* REC Mixer */ 558 SND_SOC_DAPM_MIXER("RECMIX", SND_SOC_NOPM, 0, 0, 559 rt286_rec_mix, ARRAY_SIZE(rt286_rec_mix)), 560 561 /* ADCs */ 562 SND_SOC_DAPM_ADC("ADC 0", NULL, SND_SOC_NOPM, 0, 0), 563 SND_SOC_DAPM_ADC("ADC 1", NULL, SND_SOC_NOPM, 0, 0), 564 565 /* ADC Mux */ 566 SND_SOC_DAPM_MUX("ADC 0 Mux", RT286_SET_POWER(RT286_ADC_IN1), 0, 1, 567 &rt286_adc0_mux), 568 SND_SOC_DAPM_MUX("ADC 1 Mux", RT286_SET_POWER(RT286_ADC_IN2), 0, 1, 569 &rt286_adc1_mux), 570 571 /* Audio Interface */ 572 SND_SOC_DAPM_AIF_IN("AIF1RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0), 573 SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0, SND_SOC_NOPM, 0, 0), 574 SND_SOC_DAPM_AIF_IN("AIF2RX", "AIF2 Playback", 0, SND_SOC_NOPM, 0, 0), 575 SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0, SND_SOC_NOPM, 0, 0), 576 577 /* Output Side */ 578 /* DACs */ 579 SND_SOC_DAPM_DAC("DAC 0", NULL, SND_SOC_NOPM, 0, 0), 580 SND_SOC_DAPM_DAC("DAC 1", NULL, SND_SOC_NOPM, 0, 0), 581 582 /* Output Mux */ 583 SND_SOC_DAPM_MUX("SPK Mux", SND_SOC_NOPM, 0, 0, &rt286_spo_mux), 584 SND_SOC_DAPM_MUX("HPO Mux", SND_SOC_NOPM, 0, 0, &rt286_hpo_mux), 585 586 SND_SOC_DAPM_SUPPLY("HP Power", RT286_SET_PIN_HPO, 587 RT286_SET_PIN_SFT, 0, NULL, 0), 588 589 /* Output Mixer */ 590 SND_SOC_DAPM_MIXER("Front", RT286_SET_POWER(RT286_DAC_OUT1), 0, 1, 591 rt286_front_mix, ARRAY_SIZE(rt286_front_mix)), 592 SND_SOC_DAPM_PGA("Surround", RT286_SET_POWER(RT286_DAC_OUT2), 0, 1, 593 NULL, 0), 594 595 /* Output Pga */ 596 SND_SOC_DAPM_SWITCH_E("SPO", SND_SOC_NOPM, 0, 0, 597 &spo_enable_control, rt286_spk_event, 598 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU), 599 SND_SOC_DAPM_SWITCH("HPO L", SND_SOC_NOPM, 0, 0, 600 &hpol_enable_control), 601 SND_SOC_DAPM_SWITCH("HPO R", SND_SOC_NOPM, 0, 0, 602 &hpor_enable_control), 603 604 /* Output Lines */ 605 SND_SOC_DAPM_OUTPUT("SPOL"), 606 SND_SOC_DAPM_OUTPUT("SPOR"), 607 SND_SOC_DAPM_OUTPUT("HPO Pin"), 608 SND_SOC_DAPM_OUTPUT("SPDIF"), 609 }; 610 611 static const struct snd_soc_dapm_route rt286_dapm_routes[] = { 612 {"ADC 0", NULL, "MCLK MODE", is_mclk_mode}, 613 {"ADC 1", NULL, "MCLK MODE", is_mclk_mode}, 614 {"Front", NULL, "MCLK MODE", is_mclk_mode}, 615 {"Surround", NULL, "MCLK MODE", is_mclk_mode}, 616 617 {"HP Power", NULL, "LDO1"}, 618 {"HP Power", NULL, "LDO2"}, 619 620 {"MIC1", NULL, "LDO1"}, 621 {"MIC1", NULL, "LDO2"}, 622 {"MIC1", NULL, "HV"}, 623 {"MIC1", NULL, "VREF"}, 624 {"MIC1", NULL, "MIC1 Input Buffer"}, 625 626 {"SPO", NULL, "LDO1"}, 627 {"SPO", NULL, "LDO2"}, 628 {"SPO", NULL, "HV"}, 629 {"SPO", NULL, "VREF"}, 630 631 {"DMIC1", NULL, "DMIC1 Pin"}, 632 {"DMIC2", NULL, "DMIC2 Pin"}, 633 {"DMIC1", NULL, "DMIC Receiver"}, 634 {"DMIC2", NULL, "DMIC Receiver"}, 635 636 {"RECMIX", "Beep Switch", "Beep"}, 637 {"RECMIX", "Line1 Switch", "LINE1"}, 638 {"RECMIX", "Mic1 Switch", "MIC1"}, 639 640 {"ADC 0 Mux", "Dmic", "DMIC1"}, 641 {"ADC 0 Mux", "RECMIX", "RECMIX"}, 642 {"ADC 0 Mux", "Mic", "MIC1"}, 643 {"ADC 1 Mux", "Dmic", "DMIC2"}, 644 {"ADC 1 Mux", "RECMIX", "RECMIX"}, 645 {"ADC 1 Mux", "Mic", "MIC1"}, 646 647 {"ADC 0", NULL, "ADC 0 Mux"}, 648 {"ADC 1", NULL, "ADC 1 Mux"}, 649 650 {"AIF1TX", NULL, "ADC 0"}, 651 {"AIF2TX", NULL, "ADC 1"}, 652 653 {"DAC 0", NULL, "AIF1RX"}, 654 {"DAC 1", NULL, "AIF2RX"}, 655 656 {"Front", "DAC Switch", "DAC 0"}, 657 {"Front", "RECMIX Switch", "RECMIX"}, 658 659 {"Surround", NULL, "DAC 1"}, 660 661 {"SPK Mux", "Front", "Front"}, 662 {"SPK Mux", "Surround", "Surround"}, 663 664 {"HPO Mux", "Front", "Front"}, 665 {"HPO Mux", "Surround", "Surround"}, 666 667 {"SPO", "Switch", "SPK Mux"}, 668 {"HPO L", "Switch", "HPO Mux"}, 669 {"HPO R", "Switch", "HPO Mux"}, 670 {"HPO L", NULL, "HP Power"}, 671 {"HPO R", NULL, "HP Power"}, 672 673 {"SPOL", NULL, "SPO"}, 674 {"SPOR", NULL, "SPO"}, 675 {"HPO Pin", NULL, "HPO L"}, 676 {"HPO Pin", NULL, "HPO R"}, 677 }; 678 679 static int rt286_hw_params(struct snd_pcm_substream *substream, 680 struct snd_pcm_hw_params *params, 681 struct snd_soc_dai *dai) 682 { 683 struct snd_soc_component *component = dai->component; 684 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 685 unsigned int val = 0; 686 int d_len_code; 687 688 switch (params_rate(params)) { 689 /* bit 14 0:48K 1:44.1K */ 690 case 44100: 691 val |= 0x4000; 692 break; 693 case 48000: 694 break; 695 default: 696 dev_err(component->dev, "Unsupported sample rate %d\n", 697 params_rate(params)); 698 return -EINVAL; 699 } 700 switch (rt286->sys_clk) { 701 case 12288000: 702 case 24576000: 703 if (params_rate(params) != 48000) { 704 dev_err(component->dev, "Sys_clk is not matched (%d %d)\n", 705 params_rate(params), rt286->sys_clk); 706 return -EINVAL; 707 } 708 break; 709 case 11289600: 710 case 22579200: 711 if (params_rate(params) != 44100) { 712 dev_err(component->dev, "Sys_clk is not matched (%d %d)\n", 713 params_rate(params), rt286->sys_clk); 714 return -EINVAL; 715 } 716 break; 717 } 718 719 if (params_channels(params) <= 16) { 720 /* bit 3:0 Number of Channel */ 721 val |= (params_channels(params) - 1); 722 } else { 723 dev_err(component->dev, "Unsupported channels %d\n", 724 params_channels(params)); 725 return -EINVAL; 726 } 727 728 d_len_code = 0; 729 switch (params_width(params)) { 730 /* bit 6:4 Bits per Sample */ 731 case 16: 732 d_len_code = 0; 733 val |= (0x1 << 4); 734 break; 735 case 32: 736 d_len_code = 2; 737 val |= (0x4 << 4); 738 break; 739 case 20: 740 d_len_code = 1; 741 val |= (0x2 << 4); 742 break; 743 case 24: 744 d_len_code = 2; 745 val |= (0x3 << 4); 746 break; 747 case 8: 748 d_len_code = 3; 749 break; 750 default: 751 return -EINVAL; 752 } 753 754 snd_soc_component_update_bits(component, 755 RT286_I2S_CTRL1, 0x0018, d_len_code << 3); 756 dev_dbg(component->dev, "format val = 0x%x\n", val); 757 758 snd_soc_component_update_bits(component, RT286_DAC_FORMAT, 0x407f, val); 759 snd_soc_component_update_bits(component, RT286_ADC_FORMAT, 0x407f, val); 760 761 return 0; 762 } 763 764 static int rt286_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt) 765 { 766 struct snd_soc_component *component = dai->component; 767 768 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { 769 case SND_SOC_DAIFMT_CBM_CFM: 770 snd_soc_component_update_bits(component, 771 RT286_I2S_CTRL1, 0x800, 0x800); 772 break; 773 case SND_SOC_DAIFMT_CBS_CFS: 774 snd_soc_component_update_bits(component, 775 RT286_I2S_CTRL1, 0x800, 0x0); 776 break; 777 default: 778 return -EINVAL; 779 } 780 781 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { 782 case SND_SOC_DAIFMT_I2S: 783 snd_soc_component_update_bits(component, 784 RT286_I2S_CTRL1, 0x300, 0x0); 785 break; 786 case SND_SOC_DAIFMT_LEFT_J: 787 snd_soc_component_update_bits(component, 788 RT286_I2S_CTRL1, 0x300, 0x1 << 8); 789 break; 790 case SND_SOC_DAIFMT_DSP_A: 791 snd_soc_component_update_bits(component, 792 RT286_I2S_CTRL1, 0x300, 0x2 << 8); 793 break; 794 case SND_SOC_DAIFMT_DSP_B: 795 snd_soc_component_update_bits(component, 796 RT286_I2S_CTRL1, 0x300, 0x3 << 8); 797 break; 798 default: 799 return -EINVAL; 800 } 801 /* bit 15 Stream Type 0:PCM 1:Non-PCM */ 802 snd_soc_component_update_bits(component, RT286_DAC_FORMAT, 0x8000, 0); 803 snd_soc_component_update_bits(component, RT286_ADC_FORMAT, 0x8000, 0); 804 805 return 0; 806 } 807 808 static int rt286_set_dai_sysclk(struct snd_soc_dai *dai, 809 int clk_id, unsigned int freq, int dir) 810 { 811 struct snd_soc_component *component = dai->component; 812 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 813 814 dev_dbg(component->dev, "%s freq=%d\n", __func__, freq); 815 816 if (RT286_SCLK_S_MCLK == clk_id) { 817 snd_soc_component_update_bits(component, 818 RT286_I2S_CTRL2, 0x0100, 0x0); 819 snd_soc_component_update_bits(component, 820 RT286_PLL_CTRL1, 0x20, 0x20); 821 } else { 822 snd_soc_component_update_bits(component, 823 RT286_I2S_CTRL2, 0x0100, 0x0100); 824 snd_soc_component_update_bits(component, 825 RT286_PLL_CTRL, 0x4, 0x4); 826 snd_soc_component_update_bits(component, 827 RT286_PLL_CTRL1, 0x20, 0x0); 828 } 829 830 switch (freq) { 831 case 19200000: 832 if (RT286_SCLK_S_MCLK == clk_id) { 833 dev_err(component->dev, "Should not use MCLK\n"); 834 return -EINVAL; 835 } 836 snd_soc_component_update_bits(component, 837 RT286_I2S_CTRL2, 0x40, 0x40); 838 break; 839 case 24000000: 840 if (RT286_SCLK_S_MCLK == clk_id) { 841 dev_err(component->dev, "Should not use MCLK\n"); 842 return -EINVAL; 843 } 844 snd_soc_component_update_bits(component, 845 RT286_I2S_CTRL2, 0x40, 0x0); 846 break; 847 case 12288000: 848 case 11289600: 849 snd_soc_component_update_bits(component, 850 RT286_I2S_CTRL2, 0x8, 0x0); 851 snd_soc_component_update_bits(component, 852 RT286_CLK_DIV, 0xfc1e, 0x0004); 853 break; 854 case 24576000: 855 case 22579200: 856 snd_soc_component_update_bits(component, 857 RT286_I2S_CTRL2, 0x8, 0x8); 858 snd_soc_component_update_bits(component, 859 RT286_CLK_DIV, 0xfc1e, 0x5406); 860 break; 861 default: 862 dev_err(component->dev, "Unsupported system clock\n"); 863 return -EINVAL; 864 } 865 866 rt286->sys_clk = freq; 867 rt286->clk_id = clk_id; 868 869 return 0; 870 } 871 872 static int rt286_set_bclk_ratio(struct snd_soc_dai *dai, unsigned int ratio) 873 { 874 struct snd_soc_component *component = dai->component; 875 876 dev_dbg(component->dev, "%s ratio=%d\n", __func__, ratio); 877 if (50 == ratio) 878 snd_soc_component_update_bits(component, 879 RT286_I2S_CTRL1, 0x1000, 0x1000); 880 else 881 snd_soc_component_update_bits(component, 882 RT286_I2S_CTRL1, 0x1000, 0x0); 883 884 885 return 0; 886 } 887 888 static int rt286_set_bias_level(struct snd_soc_component *component, 889 enum snd_soc_bias_level level) 890 { 891 switch (level) { 892 case SND_SOC_BIAS_PREPARE: 893 if (SND_SOC_BIAS_STANDBY == snd_soc_component_get_bias_level(component)) { 894 snd_soc_component_write(component, 895 RT286_SET_AUDIO_POWER, AC_PWRST_D0); 896 snd_soc_component_update_bits(component, 897 RT286_DC_GAIN, 0x200, 0x200); 898 } 899 break; 900 901 case SND_SOC_BIAS_ON: 902 mdelay(10); 903 snd_soc_component_update_bits(component, 904 RT286_DC_GAIN, 0x200, 0x0); 905 906 break; 907 908 case SND_SOC_BIAS_STANDBY: 909 snd_soc_component_write(component, 910 RT286_SET_AUDIO_POWER, AC_PWRST_D3); 911 break; 912 913 default: 914 break; 915 } 916 917 return 0; 918 } 919 920 static irqreturn_t rt286_irq(int irq, void *data) 921 { 922 struct rt286_priv *rt286 = data; 923 bool hp = false; 924 bool mic = false; 925 int status = 0; 926 927 rt286_jack_detect(rt286, &hp, &mic); 928 929 /* Clear IRQ */ 930 regmap_update_bits(rt286->regmap, RT286_IRQ_CTRL, 0x1, 0x1); 931 932 if (hp) 933 status |= SND_JACK_HEADPHONE; 934 935 if (mic) 936 status |= SND_JACK_MICROPHONE; 937 938 snd_soc_jack_report(rt286->jack, status, 939 SND_JACK_MICROPHONE | SND_JACK_HEADPHONE); 940 941 pm_wakeup_event(&rt286->i2c->dev, 300); 942 943 return IRQ_HANDLED; 944 } 945 946 static int rt286_probe(struct snd_soc_component *component) 947 { 948 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 949 950 rt286->component = component; 951 952 if (rt286->i2c->irq) { 953 regmap_update_bits(rt286->regmap, 954 RT286_IRQ_CTRL, 0x2, 0x2); 955 956 INIT_DELAYED_WORK(&rt286->jack_detect_work, 957 rt286_jack_detect_work); 958 schedule_delayed_work(&rt286->jack_detect_work, 959 msecs_to_jiffies(1250)); 960 } 961 962 return 0; 963 } 964 965 static void rt286_remove(struct snd_soc_component *component) 966 { 967 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 968 969 cancel_delayed_work_sync(&rt286->jack_detect_work); 970 } 971 972 #ifdef CONFIG_PM 973 static int rt286_suspend(struct snd_soc_component *component) 974 { 975 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 976 977 regcache_cache_only(rt286->regmap, true); 978 regcache_mark_dirty(rt286->regmap); 979 980 return 0; 981 } 982 983 static int rt286_resume(struct snd_soc_component *component) 984 { 985 struct rt286_priv *rt286 = snd_soc_component_get_drvdata(component); 986 987 regcache_cache_only(rt286->regmap, false); 988 rt286_index_sync(component); 989 regcache_sync(rt286->regmap); 990 991 return 0; 992 } 993 #else 994 #define rt286_suspend NULL 995 #define rt286_resume NULL 996 #endif 997 998 #define RT286_STEREO_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000) 999 #define RT286_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \ 1000 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8) 1001 1002 static const struct snd_soc_dai_ops rt286_aif_dai_ops = { 1003 .hw_params = rt286_hw_params, 1004 .set_fmt = rt286_set_dai_fmt, 1005 .set_sysclk = rt286_set_dai_sysclk, 1006 .set_bclk_ratio = rt286_set_bclk_ratio, 1007 }; 1008 1009 static struct snd_soc_dai_driver rt286_dai[] = { 1010 { 1011 .name = "rt286-aif1", 1012 .id = RT286_AIF1, 1013 .playback = { 1014 .stream_name = "AIF1 Playback", 1015 .channels_min = 1, 1016 .channels_max = 2, 1017 .rates = RT286_STEREO_RATES, 1018 .formats = RT286_FORMATS, 1019 }, 1020 .capture = { 1021 .stream_name = "AIF1 Capture", 1022 .channels_min = 1, 1023 .channels_max = 2, 1024 .rates = RT286_STEREO_RATES, 1025 .formats = RT286_FORMATS, 1026 }, 1027 .ops = &rt286_aif_dai_ops, 1028 .symmetric_rate = 1, 1029 }, 1030 { 1031 .name = "rt286-aif2", 1032 .id = RT286_AIF2, 1033 .playback = { 1034 .stream_name = "AIF2 Playback", 1035 .channels_min = 1, 1036 .channels_max = 2, 1037 .rates = RT286_STEREO_RATES, 1038 .formats = RT286_FORMATS, 1039 }, 1040 .capture = { 1041 .stream_name = "AIF2 Capture", 1042 .channels_min = 1, 1043 .channels_max = 2, 1044 .rates = RT286_STEREO_RATES, 1045 .formats = RT286_FORMATS, 1046 }, 1047 .ops = &rt286_aif_dai_ops, 1048 .symmetric_rate = 1, 1049 }, 1050 1051 }; 1052 1053 static const struct snd_soc_component_driver soc_component_dev_rt286 = { 1054 .probe = rt286_probe, 1055 .remove = rt286_remove, 1056 .suspend = rt286_suspend, 1057 .resume = rt286_resume, 1058 .set_bias_level = rt286_set_bias_level, 1059 .controls = rt286_snd_controls, 1060 .num_controls = ARRAY_SIZE(rt286_snd_controls), 1061 .dapm_widgets = rt286_dapm_widgets, 1062 .num_dapm_widgets = ARRAY_SIZE(rt286_dapm_widgets), 1063 .dapm_routes = rt286_dapm_routes, 1064 .num_dapm_routes = ARRAY_SIZE(rt286_dapm_routes), 1065 .use_pmdown_time = 1, 1066 .endianness = 1, 1067 .non_legacy_dai_naming = 1, 1068 }; 1069 1070 static const struct regmap_config rt286_regmap = { 1071 .reg_bits = 32, 1072 .val_bits = 32, 1073 .max_register = 0x02370100, 1074 .volatile_reg = rt286_volatile_register, 1075 .readable_reg = rt286_readable_register, 1076 .reg_write = rl6347a_hw_write, 1077 .reg_read = rl6347a_hw_read, 1078 .cache_type = REGCACHE_RBTREE, 1079 .reg_defaults = rt286_reg, 1080 .num_reg_defaults = ARRAY_SIZE(rt286_reg), 1081 }; 1082 1083 static const struct i2c_device_id rt286_i2c_id[] = { 1084 {"rt286", 0}, 1085 {"rt288", 0}, 1086 {} 1087 }; 1088 MODULE_DEVICE_TABLE(i2c, rt286_i2c_id); 1089 1090 #ifdef CONFIG_ACPI 1091 static const struct acpi_device_id rt286_acpi_match[] = { 1092 { "INT343A", 0 }, 1093 {}, 1094 }; 1095 MODULE_DEVICE_TABLE(acpi, rt286_acpi_match); 1096 #endif 1097 1098 static const struct dmi_system_id force_combo_jack_table[] = { 1099 { 1100 .ident = "Intel Wilson Beach", 1101 .matches = { 1102 DMI_MATCH(DMI_BOARD_NAME, "Wilson Beach SDS") 1103 } 1104 }, 1105 { 1106 .ident = "Intel Skylake RVP", 1107 .matches = { 1108 DMI_MATCH(DMI_PRODUCT_NAME, "Skylake Client platform") 1109 } 1110 }, 1111 { 1112 .ident = "Intel Kabylake RVP", 1113 .matches = { 1114 DMI_MATCH(DMI_PRODUCT_NAME, "Kabylake Client platform") 1115 } 1116 }, 1117 { 1118 .ident = "Thinkpad Helix 2nd", 1119 .matches = { 1120 DMI_MATCH(DMI_SYS_VENDOR, "LENOVO"), 1121 DMI_MATCH(DMI_PRODUCT_VERSION, "ThinkPad Helix 2nd") 1122 } 1123 }, 1124 1125 { } 1126 }; 1127 1128 static const struct dmi_system_id dmi_dell[] = { 1129 { 1130 .ident = "Dell", 1131 .matches = { 1132 DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), 1133 } 1134 }, 1135 { } 1136 }; 1137 1138 static int rt286_i2c_probe(struct i2c_client *i2c, 1139 const struct i2c_device_id *id) 1140 { 1141 struct rt286_platform_data *pdata = dev_get_platdata(&i2c->dev); 1142 struct rt286_priv *rt286; 1143 int i, ret, vendor_id; 1144 1145 rt286 = devm_kzalloc(&i2c->dev, sizeof(*rt286), 1146 GFP_KERNEL); 1147 if (NULL == rt286) 1148 return -ENOMEM; 1149 1150 rt286->regmap = devm_regmap_init(&i2c->dev, NULL, i2c, &rt286_regmap); 1151 if (IS_ERR(rt286->regmap)) { 1152 ret = PTR_ERR(rt286->regmap); 1153 dev_err(&i2c->dev, "Failed to allocate register map: %d\n", 1154 ret); 1155 return ret; 1156 } 1157 1158 ret = regmap_read(rt286->regmap, 1159 RT286_GET_PARAM(AC_NODE_ROOT, AC_PAR_VENDOR_ID), &vendor_id); 1160 if (ret != 0) { 1161 dev_err(&i2c->dev, "I2C error %d\n", ret); 1162 return ret; 1163 } 1164 if (vendor_id != RT286_VENDOR_ID && vendor_id != RT288_VENDOR_ID) { 1165 dev_err(&i2c->dev, 1166 "Device with ID register %#x is not rt286\n", 1167 vendor_id); 1168 return -ENODEV; 1169 } 1170 1171 rt286->index_cache = devm_kmemdup(&i2c->dev, rt286_index_def, 1172 sizeof(rt286_index_def), GFP_KERNEL); 1173 if (!rt286->index_cache) 1174 return -ENOMEM; 1175 1176 rt286->index_cache_size = INDEX_CACHE_SIZE; 1177 rt286->i2c = i2c; 1178 i2c_set_clientdata(i2c, rt286); 1179 1180 /* restore codec default */ 1181 for (i = 0; i < INDEX_CACHE_SIZE; i++) 1182 regmap_write(rt286->regmap, rt286->index_cache[i].reg, 1183 rt286->index_cache[i].def); 1184 for (i = 0; i < ARRAY_SIZE(rt286_reg); i++) 1185 regmap_write(rt286->regmap, rt286_reg[i].reg, 1186 rt286_reg[i].def); 1187 1188 if (pdata) 1189 rt286->pdata = *pdata; 1190 1191 if ((vendor_id == RT288_VENDOR_ID && dmi_check_system(dmi_dell)) || 1192 dmi_check_system(force_combo_jack_table)) 1193 rt286->pdata.cbj_en = true; 1194 1195 regmap_write(rt286->regmap, RT286_SET_AUDIO_POWER, AC_PWRST_D3); 1196 1197 for (i = 0; i < RT286_POWER_REG_LEN; i++) 1198 regmap_write(rt286->regmap, 1199 RT286_SET_POWER(rt286_support_power_controls[i]), 1200 AC_PWRST_D1); 1201 1202 if (!rt286->pdata.cbj_en) { 1203 regmap_write(rt286->regmap, RT286_CBJ_CTRL2, 0x0000); 1204 regmap_write(rt286->regmap, RT286_MIC1_DET_CTRL, 0x0816); 1205 regmap_update_bits(rt286->regmap, 1206 RT286_CBJ_CTRL1, 0xf000, 0xb000); 1207 } else { 1208 regmap_update_bits(rt286->regmap, 1209 RT286_CBJ_CTRL1, 0xf000, 0x5000); 1210 } 1211 1212 mdelay(10); 1213 1214 if (!rt286->pdata.gpio2_en) 1215 regmap_write(rt286->regmap, RT286_SET_DMIC2_DEFAULT, 0x40); 1216 else 1217 regmap_write(rt286->regmap, RT286_SET_DMIC2_DEFAULT, 0); 1218 1219 mdelay(10); 1220 1221 regmap_write(rt286->regmap, RT286_MISC_CTRL1, 0x0000); 1222 /* Power down LDO, VREF */ 1223 regmap_update_bits(rt286->regmap, RT286_POWER_CTRL2, 0xc, 0x0); 1224 regmap_update_bits(rt286->regmap, RT286_POWER_CTRL1, 0x1001, 0x1001); 1225 1226 /* Set depop parameter */ 1227 regmap_update_bits(rt286->regmap, RT286_DEPOP_CTRL2, 0x403a, 0x401a); 1228 regmap_update_bits(rt286->regmap, RT286_DEPOP_CTRL3, 0xf777, 0x4737); 1229 regmap_update_bits(rt286->regmap, RT286_DEPOP_CTRL4, 0x00ff, 0x003f); 1230 1231 if (vendor_id == RT288_VENDOR_ID && dmi_check_system(dmi_dell)) { 1232 regmap_update_bits(rt286->regmap, 1233 RT286_SET_GPIO_MASK, 0x40, 0x40); 1234 regmap_update_bits(rt286->regmap, 1235 RT286_SET_GPIO_DIRECTION, 0x40, 0x40); 1236 regmap_update_bits(rt286->regmap, 1237 RT286_SET_GPIO_DATA, 0x40, 0x40); 1238 regmap_update_bits(rt286->regmap, 1239 RT286_GPIO_CTRL, 0xc, 0x8); 1240 } 1241 1242 if (rt286->i2c->irq) { 1243 ret = request_threaded_irq(rt286->i2c->irq, NULL, rt286_irq, 1244 IRQF_TRIGGER_HIGH | IRQF_ONESHOT, "rt286", rt286); 1245 if (ret != 0) { 1246 dev_err(&i2c->dev, 1247 "Failed to reguest IRQ: %d\n", ret); 1248 return ret; 1249 } 1250 } 1251 1252 ret = devm_snd_soc_register_component(&i2c->dev, 1253 &soc_component_dev_rt286, 1254 rt286_dai, ARRAY_SIZE(rt286_dai)); 1255 1256 return ret; 1257 } 1258 1259 static int rt286_i2c_remove(struct i2c_client *i2c) 1260 { 1261 struct rt286_priv *rt286 = i2c_get_clientdata(i2c); 1262 1263 if (i2c->irq) 1264 free_irq(i2c->irq, rt286); 1265 1266 return 0; 1267 } 1268 1269 1270 static struct i2c_driver rt286_i2c_driver = { 1271 .driver = { 1272 .name = "rt286", 1273 .acpi_match_table = ACPI_PTR(rt286_acpi_match), 1274 }, 1275 .probe = rt286_i2c_probe, 1276 .remove = rt286_i2c_remove, 1277 .id_table = rt286_i2c_id, 1278 }; 1279 1280 module_i2c_driver(rt286_i2c_driver); 1281 1282 MODULE_DESCRIPTION("ASoC RT286 driver"); 1283 MODULE_AUTHOR("Bard Liao <bardliao@realtek.com>"); 1284 MODULE_LICENSE("GPL"); 1285