1317bf653SNate Case/* 2317bf653SNate Case * Copyright (C) 2008 Extreme Engineering Solutions, Inc. 3317bf653SNate Case * Based on MPC8572DS device tree from Freescale Semiconductor, Inc. 4317bf653SNate Case * 5317bf653SNate Case * XPedite5301 PMC/XMC module based on MPC8572E 6317bf653SNate Case * 7317bf653SNate Case * This is free software; you can redistribute it and/or modify 8317bf653SNate Case * it under the terms of the GNU General Public License version 2 as 9317bf653SNate Case * published by the Free Software Foundation. 10317bf653SNate Case */ 11317bf653SNate Case 12317bf653SNate Case/dts-v1/; 13317bf653SNate Case/ { 14317bf653SNate Case model = "xes,xpedite5301"; 15317bf653SNate Case compatible = "xes,xpedite5301", "xes,MPC8572"; 16317bf653SNate Case #address-cells = <2>; 17317bf653SNate Case #size-cells = <2>; 18317bf653SNate Case form-factor = "PMC/XMC"; 19317bf653SNate Case boot-bank = <0x0>; /* 0: Primary flash, 1: Secondary flash */ 20317bf653SNate Case 21317bf653SNate Case aliases { 22317bf653SNate Case ethernet0 = &enet0; 23317bf653SNate Case ethernet1 = &enet1; 24317bf653SNate Case serial0 = &serial0; 25317bf653SNate Case serial1 = &serial1; 26317bf653SNate Case pci1 = &pci1; 27317bf653SNate Case pci2 = &pci2; 28317bf653SNate Case }; 29317bf653SNate Case 30317bf653SNate Case cpus { 31317bf653SNate Case #address-cells = <1>; 32317bf653SNate Case #size-cells = <0>; 33317bf653SNate Case 34317bf653SNate Case PowerPC,8572@0 { 35317bf653SNate Case device_type = "cpu"; 36317bf653SNate Case reg = <0x0>; 37317bf653SNate Case d-cache-line-size = <32>; // 32 bytes 38317bf653SNate Case i-cache-line-size = <32>; // 32 bytes 39317bf653SNate Case d-cache-size = <0x8000>; // L1, 32K 40317bf653SNate Case i-cache-size = <0x8000>; // L1, 32K 41317bf653SNate Case timebase-frequency = <0>; 42317bf653SNate Case bus-frequency = <0>; 43317bf653SNate Case clock-frequency = <0>; 44317bf653SNate Case next-level-cache = <&L2>; 45317bf653SNate Case }; 46317bf653SNate Case 47317bf653SNate Case PowerPC,8572@1 { 48317bf653SNate Case device_type = "cpu"; 49317bf653SNate Case reg = <0x1>; 50317bf653SNate Case d-cache-line-size = <32>; // 32 bytes 51317bf653SNate Case i-cache-line-size = <32>; // 32 bytes 52317bf653SNate Case d-cache-size = <0x8000>; // L1, 32K 53317bf653SNate Case i-cache-size = <0x8000>; // L1, 32K 54317bf653SNate Case timebase-frequency = <0>; 55317bf653SNate Case bus-frequency = <0>; 56317bf653SNate Case clock-frequency = <0>; 57317bf653SNate Case next-level-cache = <&L2>; 58317bf653SNate Case }; 59317bf653SNate Case }; 60317bf653SNate Case 61317bf653SNate Case memory { 62317bf653SNate Case device_type = "memory"; 63317bf653SNate Case reg = <0x0 0x0 0x0 0x0>; // Filled in by U-Boot 64317bf653SNate Case }; 65317bf653SNate Case 66317bf653SNate Case localbus@ef005000 { 67317bf653SNate Case #address-cells = <2>; 68317bf653SNate Case #size-cells = <1>; 69317bf653SNate Case compatible = "fsl,mpc8572-elbc", "fsl,elbc", "simple-bus"; 70317bf653SNate Case reg = <0 0xef005000 0 0x1000>; 71317bf653SNate Case interrupts = <19 2>; 72317bf653SNate Case interrupt-parent = <&mpic>; 73317bf653SNate Case /* Local bus region mappings */ 74317bf653SNate Case ranges = <0 0 0 0xf8000000 0x8000000 /* CS0: Boot flash */ 75317bf653SNate Case 1 0 0 0xf0000000 0x8000000 /* CS1: Alternate flash */ 76317bf653SNate Case 2 0 0 0xef800000 0x40000 /* CS2: NAND CE1 */ 77317bf653SNate Case 3 0 0 0xef840000 0x40000>; /* CS3: NAND CE2 */ 78317bf653SNate Case 79317bf653SNate Case nor-boot@0,0 { 80317bf653SNate Case compatible = "amd,s29gl01gp", "cfi-flash"; 81317bf653SNate Case bank-width = <2>; 82317bf653SNate Case reg = <0 0 0x8000000>; /* 128MB */ 83317bf653SNate Case #address-cells = <1>; 84317bf653SNate Case #size-cells = <1>; 85317bf653SNate Case partition@0 { 86317bf653SNate Case label = "Primary user space"; 87317bf653SNate Case reg = <0x00000000 0x6f00000>; /* 111 MB */ 88317bf653SNate Case }; 89317bf653SNate Case partition@6f00000 { 90317bf653SNate Case label = "Primary kernel"; 91317bf653SNate Case reg = <0x6f00000 0x1000000>; /* 16 MB */ 92317bf653SNate Case }; 93317bf653SNate Case partition@7f00000 { 94317bf653SNate Case label = "Primary DTB"; 95317bf653SNate Case reg = <0x7f00000 0x40000>; /* 256 KB */ 96317bf653SNate Case }; 97317bf653SNate Case partition@7f40000 { 98317bf653SNate Case label = "Primary U-Boot environment"; 99317bf653SNate Case reg = <0x7f40000 0x40000>; /* 256 KB */ 100317bf653SNate Case }; 101317bf653SNate Case partition@7f80000 { 102317bf653SNate Case label = "Primary U-Boot"; 103317bf653SNate Case reg = <0x7f80000 0x80000>; /* 512 KB */ 104317bf653SNate Case read-only; 105317bf653SNate Case }; 106317bf653SNate Case }; 107317bf653SNate Case 108317bf653SNate Case nor-alternate@1,0 { 109317bf653SNate Case compatible = "amd,s29gl01gp", "cfi-flash"; 110317bf653SNate Case bank-width = <2>; 111317bf653SNate Case //reg = <0xf0000000 0x08000000>; /* 128MB */ 112317bf653SNate Case reg = <1 0 0x8000000>; /* 128MB */ 113317bf653SNate Case #address-cells = <1>; 114317bf653SNate Case #size-cells = <1>; 115317bf653SNate Case partition@0 { 116317bf653SNate Case label = "Secondary user space"; 117317bf653SNate Case reg = <0x00000000 0x6f00000>; /* 111 MB */ 118317bf653SNate Case }; 119317bf653SNate Case partition@6f00000 { 120317bf653SNate Case label = "Secondary kernel"; 121317bf653SNate Case reg = <0x6f00000 0x1000000>; /* 16 MB */ 122317bf653SNate Case }; 123317bf653SNate Case partition@7f00000 { 124317bf653SNate Case label = "Secondary DTB"; 125317bf653SNate Case reg = <0x7f00000 0x40000>; /* 256 KB */ 126317bf653SNate Case }; 127317bf653SNate Case partition@7f40000 { 128317bf653SNate Case label = "Secondary U-Boot environment"; 129317bf653SNate Case reg = <0x7f40000 0x40000>; /* 256 KB */ 130317bf653SNate Case }; 131317bf653SNate Case partition@7f80000 { 132317bf653SNate Case label = "Secondary U-Boot"; 133317bf653SNate Case reg = <0x7f80000 0x80000>; /* 512 KB */ 134317bf653SNate Case read-only; 135317bf653SNate Case }; 136317bf653SNate Case }; 137317bf653SNate Case 138317bf653SNate Case nand@2,0 { 139317bf653SNate Case #address-cells = <1>; 140317bf653SNate Case #size-cells = <1>; 141317bf653SNate Case /* 142317bf653SNate Case * Actual part could be ST Micro NAND08GW3B2A (1 GB), 143317bf653SNate Case * Micron MT29F8G08DAA (2x 512 MB), or Micron 144317bf653SNate Case * MT29F16G08FAA (2x 1 GB), depending on the build 145317bf653SNate Case * configuration 146317bf653SNate Case */ 147317bf653SNate Case compatible = "fsl,mpc8572-fcm-nand", 148317bf653SNate Case "fsl,elbc-fcm-nand"; 149317bf653SNate Case reg = <2 0 0x40000>; 150317bf653SNate Case /* U-Boot should fix this up if chip size > 1 GB */ 151317bf653SNate Case partition@0 { 152317bf653SNate Case label = "NAND Filesystem"; 153317bf653SNate Case reg = <0 0x40000000>; 154317bf653SNate Case }; 155317bf653SNate Case }; 156317bf653SNate Case 157317bf653SNate Case }; 158317bf653SNate Case 159317bf653SNate Case soc8572@ef000000 { 160317bf653SNate Case #address-cells = <1>; 161317bf653SNate Case #size-cells = <1>; 162317bf653SNate Case device_type = "soc"; 163317bf653SNate Case compatible = "fsl,mpc8572-immr", "simple-bus"; 164317bf653SNate Case ranges = <0x0 0 0xef000000 0x100000>; 165317bf653SNate Case bus-frequency = <0>; // Filled out by uboot. 166317bf653SNate Case 167317bf653SNate Case ecm-law@0 { 168317bf653SNate Case compatible = "fsl,ecm-law"; 169317bf653SNate Case reg = <0x0 0x1000>; 170317bf653SNate Case fsl,num-laws = <12>; 171317bf653SNate Case }; 172317bf653SNate Case 173317bf653SNate Case ecm@1000 { 174317bf653SNate Case compatible = "fsl,mpc8572-ecm", "fsl,ecm"; 175317bf653SNate Case reg = <0x1000 0x1000>; 176317bf653SNate Case interrupts = <17 2>; 177317bf653SNate Case interrupt-parent = <&mpic>; 178317bf653SNate Case }; 179317bf653SNate Case 180317bf653SNate Case memory-controller@2000 { 181317bf653SNate Case compatible = "fsl,mpc8572-memory-controller"; 182317bf653SNate Case reg = <0x2000 0x1000>; 183317bf653SNate Case interrupt-parent = <&mpic>; 184317bf653SNate Case interrupts = <18 2>; 185317bf653SNate Case }; 186317bf653SNate Case 187317bf653SNate Case memory-controller@6000 { 188317bf653SNate Case compatible = "fsl,mpc8572-memory-controller"; 189317bf653SNate Case reg = <0x6000 0x1000>; 190317bf653SNate Case interrupt-parent = <&mpic>; 191317bf653SNate Case interrupts = <18 2>; 192317bf653SNate Case }; 193317bf653SNate Case 194317bf653SNate Case L2: l2-cache-controller@20000 { 195317bf653SNate Case compatible = "fsl,mpc8572-l2-cache-controller"; 196317bf653SNate Case reg = <0x20000 0x1000>; 197317bf653SNate Case cache-line-size = <32>; // 32 bytes 198317bf653SNate Case cache-size = <0x100000>; // L2, 1M 199317bf653SNate Case interrupt-parent = <&mpic>; 200317bf653SNate Case interrupts = <16 2>; 201317bf653SNate Case }; 202317bf653SNate Case 203317bf653SNate Case i2c@3000 { 204317bf653SNate Case #address-cells = <1>; 205317bf653SNate Case #size-cells = <0>; 206317bf653SNate Case cell-index = <0>; 207317bf653SNate Case compatible = "fsl-i2c"; 208317bf653SNate Case reg = <0x3000 0x100>; 209317bf653SNate Case interrupts = <43 2>; 210317bf653SNate Case interrupt-parent = <&mpic>; 211317bf653SNate Case dfsrr; 212317bf653SNate Case 213317bf653SNate Case temp-sensor@48 { 214317bf653SNate Case compatible = "dallas,ds1631", "dallas,ds1621"; 215317bf653SNate Case reg = <0x48>; 216317bf653SNate Case }; 217317bf653SNate Case 218317bf653SNate Case temp-sensor@4c { 219317bf653SNate Case compatible = "adi,adt7461"; 220317bf653SNate Case reg = <0x4c>; 221317bf653SNate Case }; 222317bf653SNate Case 223317bf653SNate Case cpu-supervisor@51 { 224317bf653SNate Case compatible = "dallas,ds4510"; 225317bf653SNate Case reg = <0x51>; 226317bf653SNate Case }; 227317bf653SNate Case 228317bf653SNate Case eeprom@54 { 229317bf653SNate Case compatible = "atmel,at24c128b"; 230317bf653SNate Case reg = <0x54>; 231317bf653SNate Case }; 232317bf653SNate Case 233317bf653SNate Case rtc@68 { 234317bf653SNate Case compatible = "stm,m41t00", 235317bf653SNate Case "dallas,ds1338"; 236317bf653SNate Case reg = <0x68>; 237317bf653SNate Case }; 238317bf653SNate Case 239317bf653SNate Case pcie-switch@70 { 240317bf653SNate Case compatible = "plx,pex8518"; 241317bf653SNate Case reg = <0x70>; 242317bf653SNate Case }; 243317bf653SNate Case 244317bf653SNate Case gpio1: gpio@18 { 245317bf653SNate Case compatible = "nxp,pca9557"; 246317bf653SNate Case reg = <0x18>; 247317bf653SNate Case #gpio-cells = <2>; 248317bf653SNate Case gpio-controller; 249317bf653SNate Case polarity = <0x00>; 250317bf653SNate Case }; 251317bf653SNate Case 252317bf653SNate Case gpio2: gpio@1c { 253317bf653SNate Case compatible = "nxp,pca9557"; 254317bf653SNate Case reg = <0x1c>; 255317bf653SNate Case #gpio-cells = <2>; 256317bf653SNate Case gpio-controller; 257317bf653SNate Case polarity = <0x00>; 258317bf653SNate Case }; 259317bf653SNate Case 260317bf653SNate Case gpio3: gpio@1e { 261317bf653SNate Case compatible = "nxp,pca9557"; 262317bf653SNate Case reg = <0x1e>; 263317bf653SNate Case #gpio-cells = <2>; 264317bf653SNate Case gpio-controller; 265317bf653SNate Case polarity = <0x00>; 266317bf653SNate Case }; 267317bf653SNate Case 268317bf653SNate Case gpio4: gpio@1f { 269317bf653SNate Case compatible = "nxp,pca9557"; 270317bf653SNate Case reg = <0x1f>; 271317bf653SNate Case #gpio-cells = <2>; 272317bf653SNate Case gpio-controller; 273317bf653SNate Case polarity = <0x00>; 274317bf653SNate Case }; 275317bf653SNate Case }; 276317bf653SNate Case 277317bf653SNate Case i2c@3100 { 278317bf653SNate Case #address-cells = <1>; 279317bf653SNate Case #size-cells = <0>; 280317bf653SNate Case cell-index = <1>; 281317bf653SNate Case compatible = "fsl-i2c"; 282317bf653SNate Case reg = <0x3100 0x100>; 283317bf653SNate Case interrupts = <43 2>; 284317bf653SNate Case interrupt-parent = <&mpic>; 285317bf653SNate Case dfsrr; 286317bf653SNate Case }; 287317bf653SNate Case 288317bf653SNate Case dma@c300 { 289317bf653SNate Case #address-cells = <1>; 290317bf653SNate Case #size-cells = <1>; 291317bf653SNate Case compatible = "fsl,mpc8572-dma", "fsl,eloplus-dma"; 292317bf653SNate Case reg = <0xc300 0x4>; 293317bf653SNate Case ranges = <0x0 0xc100 0x200>; 294317bf653SNate Case cell-index = <1>; 295317bf653SNate Case dma-channel@0 { 296317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 297317bf653SNate Case "fsl,eloplus-dma-channel"; 298317bf653SNate Case reg = <0x0 0x80>; 299317bf653SNate Case cell-index = <0>; 300317bf653SNate Case interrupt-parent = <&mpic>; 301317bf653SNate Case interrupts = <76 2>; 302317bf653SNate Case }; 303317bf653SNate Case dma-channel@80 { 304317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 305317bf653SNate Case "fsl,eloplus-dma-channel"; 306317bf653SNate Case reg = <0x80 0x80>; 307317bf653SNate Case cell-index = <1>; 308317bf653SNate Case interrupt-parent = <&mpic>; 309317bf653SNate Case interrupts = <77 2>; 310317bf653SNate Case }; 311317bf653SNate Case dma-channel@100 { 312317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 313317bf653SNate Case "fsl,eloplus-dma-channel"; 314317bf653SNate Case reg = <0x100 0x80>; 315317bf653SNate Case cell-index = <2>; 316317bf653SNate Case interrupt-parent = <&mpic>; 317317bf653SNate Case interrupts = <78 2>; 318317bf653SNate Case }; 319317bf653SNate Case dma-channel@180 { 320317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 321317bf653SNate Case "fsl,eloplus-dma-channel"; 322317bf653SNate Case reg = <0x180 0x80>; 323317bf653SNate Case cell-index = <3>; 324317bf653SNate Case interrupt-parent = <&mpic>; 325317bf653SNate Case interrupts = <79 2>; 326317bf653SNate Case }; 327317bf653SNate Case }; 328317bf653SNate Case 329317bf653SNate Case dma@21300 { 330317bf653SNate Case #address-cells = <1>; 331317bf653SNate Case #size-cells = <1>; 332317bf653SNate Case compatible = "fsl,mpc8572-dma", "fsl,eloplus-dma"; 333317bf653SNate Case reg = <0x21300 0x4>; 334317bf653SNate Case ranges = <0x0 0x21100 0x200>; 335317bf653SNate Case cell-index = <0>; 336317bf653SNate Case dma-channel@0 { 337317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 338317bf653SNate Case "fsl,eloplus-dma-channel"; 339317bf653SNate Case reg = <0x0 0x80>; 340317bf653SNate Case cell-index = <0>; 341317bf653SNate Case interrupt-parent = <&mpic>; 342317bf653SNate Case interrupts = <20 2>; 343317bf653SNate Case }; 344317bf653SNate Case dma-channel@80 { 345317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 346317bf653SNate Case "fsl,eloplus-dma-channel"; 347317bf653SNate Case reg = <0x80 0x80>; 348317bf653SNate Case cell-index = <1>; 349317bf653SNate Case interrupt-parent = <&mpic>; 350317bf653SNate Case interrupts = <21 2>; 351317bf653SNate Case }; 352317bf653SNate Case dma-channel@100 { 353317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 354317bf653SNate Case "fsl,eloplus-dma-channel"; 355317bf653SNate Case reg = <0x100 0x80>; 356317bf653SNate Case cell-index = <2>; 357317bf653SNate Case interrupt-parent = <&mpic>; 358317bf653SNate Case interrupts = <22 2>; 359317bf653SNate Case }; 360317bf653SNate Case dma-channel@180 { 361317bf653SNate Case compatible = "fsl,mpc8572-dma-channel", 362317bf653SNate Case "fsl,eloplus-dma-channel"; 363317bf653SNate Case reg = <0x180 0x80>; 364317bf653SNate Case cell-index = <3>; 365317bf653SNate Case interrupt-parent = <&mpic>; 366317bf653SNate Case interrupts = <23 2>; 367317bf653SNate Case }; 368317bf653SNate Case }; 369317bf653SNate Case 370317bf653SNate Case /* eTSEC 1 */ 371317bf653SNate Case enet0: ethernet@24000 { 372317bf653SNate Case #address-cells = <1>; 373317bf653SNate Case #size-cells = <1>; 374317bf653SNate Case cell-index = <0>; 375317bf653SNate Case device_type = "network"; 376317bf653SNate Case model = "eTSEC"; 377317bf653SNate Case compatible = "gianfar"; 378317bf653SNate Case reg = <0x24000 0x1000>; 379317bf653SNate Case ranges = <0x0 0x24000 0x1000>; 380317bf653SNate Case local-mac-address = [ 00 00 00 00 00 00 ]; 381317bf653SNate Case interrupts = <29 2 30 2 34 2>; 382317bf653SNate Case interrupt-parent = <&mpic>; 383317bf653SNate Case tbi-handle = <&tbi0>; 384317bf653SNate Case phy-handle = <&phy0>; 385317bf653SNate Case phy-connection-type = "sgmii"; 386317bf653SNate Case 387317bf653SNate Case mdio@520 { 388317bf653SNate Case #address-cells = <1>; 389317bf653SNate Case #size-cells = <0>; 390317bf653SNate Case compatible = "fsl,gianfar-mdio"; 391317bf653SNate Case reg = <0x520 0x20>; 392317bf653SNate Case 393317bf653SNate Case phy0: ethernet-phy@1 { 394317bf653SNate Case interrupt-parent = <&mpic>; 395317bf653SNate Case interrupts = <8 1>; 396317bf653SNate Case reg = <0x1>; 397317bf653SNate Case }; 398317bf653SNate Case phy1: ethernet-phy@2 { 399317bf653SNate Case interrupt-parent = <&mpic>; 400317bf653SNate Case interrupts = <8 1>; 401317bf653SNate Case reg = <0x2>; 402317bf653SNate Case }; 403317bf653SNate Case tbi0: tbi-phy@11 { 404317bf653SNate Case reg = <0x11>; 405317bf653SNate Case device_type = "tbi-phy"; 406317bf653SNate Case }; 407317bf653SNate Case }; 408317bf653SNate Case }; 409317bf653SNate Case 410317bf653SNate Case /* eTSEC 2 */ 411317bf653SNate Case enet1: ethernet@25000 { 412317bf653SNate Case #address-cells = <1>; 413317bf653SNate Case #size-cells = <1>; 414317bf653SNate Case cell-index = <1>; 415317bf653SNate Case device_type = "network"; 416317bf653SNate Case model = "eTSEC"; 417317bf653SNate Case compatible = "gianfar"; 418317bf653SNate Case reg = <0x25000 0x1000>; 419317bf653SNate Case ranges = <0x0 0x25000 0x1000>; 420317bf653SNate Case local-mac-address = [ 00 00 00 00 00 00 ]; 421317bf653SNate Case interrupts = <35 2 36 2 40 2>; 422317bf653SNate Case interrupt-parent = <&mpic>; 423317bf653SNate Case tbi-handle = <&tbi1>; 424317bf653SNate Case phy-handle = <&phy1>; 425317bf653SNate Case phy-connection-type = "sgmii"; 426317bf653SNate Case 427317bf653SNate Case mdio@520 { 428317bf653SNate Case #address-cells = <1>; 429317bf653SNate Case #size-cells = <0>; 430317bf653SNate Case compatible = "fsl,gianfar-tbi"; 431317bf653SNate Case reg = <0x520 0x20>; 432317bf653SNate Case 433317bf653SNate Case tbi1: tbi-phy@11 { 434317bf653SNate Case reg = <0x11>; 435317bf653SNate Case device_type = "tbi-phy"; 436317bf653SNate Case }; 437317bf653SNate Case }; 438317bf653SNate Case }; 439317bf653SNate Case 440317bf653SNate Case /* UART0 */ 441317bf653SNate Case serial0: serial@4500 { 442317bf653SNate Case cell-index = <0>; 443317bf653SNate Case device_type = "serial"; 444317bf653SNate Case compatible = "ns16550"; 445317bf653SNate Case reg = <0x4500 0x100>; 446317bf653SNate Case clock-frequency = <0>; 447317bf653SNate Case interrupts = <42 2>; 448317bf653SNate Case interrupt-parent = <&mpic>; 449317bf653SNate Case }; 450317bf653SNate Case 451317bf653SNate Case /* UART1 */ 452317bf653SNate Case serial1: serial@4600 { 453317bf653SNate Case cell-index = <1>; 454317bf653SNate Case device_type = "serial"; 455317bf653SNate Case compatible = "ns16550"; 456317bf653SNate Case reg = <0x4600 0x100>; 457317bf653SNate Case clock-frequency = <0>; 458317bf653SNate Case interrupts = <42 2>; 459317bf653SNate Case interrupt-parent = <&mpic>; 460317bf653SNate Case }; 461317bf653SNate Case 462317bf653SNate Case global-utilities@e0000 { //global utilities block 463317bf653SNate Case compatible = "fsl,mpc8572-guts"; 464317bf653SNate Case reg = <0xe0000 0x1000>; 465317bf653SNate Case fsl,has-rstcr; 466317bf653SNate Case }; 467317bf653SNate Case 468317bf653SNate Case msi@41600 { 469317bf653SNate Case compatible = "fsl,mpc8572-msi", "fsl,mpic-msi"; 470317bf653SNate Case reg = <0x41600 0x80>; 471317bf653SNate Case msi-available-ranges = <0 0x100>; 472317bf653SNate Case interrupts = < 473317bf653SNate Case 0xe0 0 474317bf653SNate Case 0xe1 0 475317bf653SNate Case 0xe2 0 476317bf653SNate Case 0xe3 0 477317bf653SNate Case 0xe4 0 478317bf653SNate Case 0xe5 0 479317bf653SNate Case 0xe6 0 480317bf653SNate Case 0xe7 0>; 481317bf653SNate Case interrupt-parent = <&mpic>; 482317bf653SNate Case }; 483317bf653SNate Case 484317bf653SNate Case crypto@30000 { 485317bf653SNate Case compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2", 486317bf653SNate Case "fsl,sec2.1", "fsl,sec2.0"; 487317bf653SNate Case reg = <0x30000 0x10000>; 488317bf653SNate Case interrupts = <45 2 58 2>; 489317bf653SNate Case interrupt-parent = <&mpic>; 490317bf653SNate Case fsl,num-channels = <4>; 491317bf653SNate Case fsl,channel-fifo-len = <24>; 492317bf653SNate Case fsl,exec-units-mask = <0x9fe>; 493317bf653SNate Case fsl,descriptor-types-mask = <0x3ab0ebf>; 494317bf653SNate Case }; 495317bf653SNate Case 496317bf653SNate Case mpic: pic@40000 { 497317bf653SNate Case interrupt-controller; 498317bf653SNate Case #address-cells = <0>; 499317bf653SNate Case #interrupt-cells = <2>; 500317bf653SNate Case reg = <0x40000 0x40000>; 501317bf653SNate Case compatible = "chrp,open-pic"; 502317bf653SNate Case device_type = "open-pic"; 503317bf653SNate Case }; 504317bf653SNate Case 505317bf653SNate Case gpio0: gpio@f000 { 506317bf653SNate Case compatible = "fsl,mpc8572-gpio"; 507317bf653SNate Case reg = <0xf000 0x1000>; 508317bf653SNate Case interrupts = <47 2>; 509317bf653SNate Case interrupt-parent = <&mpic>; 510317bf653SNate Case #gpio-cells = <2>; 511317bf653SNate Case gpio-controller; 512317bf653SNate Case }; 513317bf653SNate Case 514317bf653SNate Case gpio-leds { 515317bf653SNate Case compatible = "gpio-leds"; 516317bf653SNate Case 517317bf653SNate Case heartbeat { 518317bf653SNate Case label = "Heartbeat"; 519317bf653SNate Case gpios = <&gpio0 4 1>; 520317bf653SNate Case linux,default-trigger = "heartbeat"; 521317bf653SNate Case }; 522317bf653SNate Case 523317bf653SNate Case yellow { 524317bf653SNate Case label = "Yellow"; 525317bf653SNate Case gpios = <&gpio0 5 1>; 526317bf653SNate Case }; 527317bf653SNate Case 528317bf653SNate Case red { 529317bf653SNate Case label = "Red"; 530317bf653SNate Case gpios = <&gpio0 6 1>; 531317bf653SNate Case }; 532317bf653SNate Case 533317bf653SNate Case green { 534317bf653SNate Case label = "Green"; 535317bf653SNate Case gpios = <&gpio0 7 1>; 536317bf653SNate Case }; 537317bf653SNate Case }; 538317bf653SNate Case 539317bf653SNate Case /* PME (pattern-matcher) */ 540317bf653SNate Case pme@10000 { 541317bf653SNate Case compatible = "fsl,mpc8572-pme", "pme8572"; 542317bf653SNate Case reg = <0x10000 0x5000>; 543317bf653SNate Case interrupts = <57 2 64 2 65 2 66 2 67 2>; 544317bf653SNate Case interrupt-parent = <&mpic>; 545317bf653SNate Case }; 546317bf653SNate Case 547317bf653SNate Case tlu@2f000 { 548317bf653SNate Case compatible = "fsl,mpc8572-tlu", "fsl_tlu"; 549317bf653SNate Case reg = <0x2f000 0x1000>; 550317bf653SNate Case interupts = <61 2 >; 551317bf653SNate Case interrupt-parent = <&mpic>; 552317bf653SNate Case }; 553317bf653SNate Case 554317bf653SNate Case tlu@15000 { 555317bf653SNate Case compatible = "fsl,mpc8572-tlu", "fsl_tlu"; 556317bf653SNate Case reg = <0x15000 0x1000>; 557317bf653SNate Case interupts = <75 2>; 558317bf653SNate Case interrupt-parent = <&mpic>; 559317bf653SNate Case }; 560317bf653SNate Case }; 561317bf653SNate Case 562317bf653SNate Case /* 563317bf653SNate Case * PCI Express controller 3 @ ef008000 is not used. 564317bf653SNate Case * This would have been pci0 on other mpc85xx platforms. 565317bf653SNate Case */ 566317bf653SNate Case 567317bf653SNate Case /* PCI Express controller 2, wired to XMC P15 connector */ 568317bf653SNate Case pci1: pcie@ef009000 { 569317bf653SNate Case compatible = "fsl,mpc8548-pcie"; 570317bf653SNate Case device_type = "pci"; 571317bf653SNate Case #interrupt-cells = <1>; 572317bf653SNate Case #size-cells = <2>; 573317bf653SNate Case #address-cells = <3>; 574317bf653SNate Case reg = <0 0xef009000 0 0x1000>; 575317bf653SNate Case bus-range = <0 255>; 576317bf653SNate Case ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x10000000 577317bf653SNate Case 0x1000000 0x0 0x00000000 0 0xe8800000 0x0 0x00010000>; 578317bf653SNate Case clock-frequency = <33333333>; 579317bf653SNate Case interrupt-parent = <&mpic>; 580317bf653SNate Case interrupts = <25 2>; 581317bf653SNate Case interrupt-map-mask = <0xf800 0x0 0x0 0x7>; 582317bf653SNate Case interrupt-map = < 583317bf653SNate Case /* IDSEL 0x0 */ 584317bf653SNate Case 0x0 0x0 0x0 0x1 &mpic 0x4 0x1 585317bf653SNate Case 0x0 0x0 0x0 0x2 &mpic 0x5 0x1 586317bf653SNate Case 0x0 0x0 0x0 0x3 &mpic 0x6 0x1 587317bf653SNate Case 0x0 0x0 0x0 0x4 &mpic 0x7 0x1 588317bf653SNate Case >; 589317bf653SNate Case pcie@0 { 590317bf653SNate Case reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>; 591317bf653SNate Case #size-cells = <2>; 592317bf653SNate Case #address-cells = <3>; 593317bf653SNate Case device_type = "pci"; 594317bf653SNate Case ranges = <0x2000000 0x0 0xc0000000 595317bf653SNate Case 0x2000000 0x0 0xc0000000 596317bf653SNate Case 0x0 0x10000000 597317bf653SNate Case 598317bf653SNate Case 0x1000000 0x0 0x0 599317bf653SNate Case 0x1000000 0x0 0x0 600317bf653SNate Case 0x0 0x100000>; 601317bf653SNate Case }; 602317bf653SNate Case }; 603317bf653SNate Case 604317bf653SNate Case /* PCI Express controller 1, wired to PEX8112 for PMC interface */ 605317bf653SNate Case pci2: pcie@ef00a000 { 606317bf653SNate Case compatible = "fsl,mpc8548-pcie"; 607317bf653SNate Case device_type = "pci"; 608317bf653SNate Case #interrupt-cells = <1>; 609317bf653SNate Case #size-cells = <2>; 610317bf653SNate Case #address-cells = <3>; 611317bf653SNate Case reg = <0 0xef00a000 0 0x1000>; 612317bf653SNate Case bus-range = <0 255>; 613317bf653SNate Case ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x40000000 614317bf653SNate Case 0x1000000 0x0 0x00000000 0 0xe8000000 0x0 0x10000>; 615317bf653SNate Case clock-frequency = <33333333>; 616317bf653SNate Case interrupt-parent = <&mpic>; 617317bf653SNate Case interrupts = <26 2>; 618317bf653SNate Case interrupt-map-mask = <0xf800 0x0 0x0 0x7>; 619317bf653SNate Case interrupt-map = < 620317bf653SNate Case /* IDSEL 0x0 */ 621317bf653SNate Case 0x0 0x0 0x0 0x1 &mpic 0x0 0x1 622317bf653SNate Case 0x0 0x0 0x0 0x2 &mpic 0x1 0x1 623317bf653SNate Case 0x0 0x0 0x0 0x3 &mpic 0x2 0x1 624317bf653SNate Case 0x0 0x0 0x0 0x4 &mpic 0x3 0x1 625317bf653SNate Case >; 626317bf653SNate Case pcie@0 { 627317bf653SNate Case reg = <0x0 0x0 0x0 0x0 0x0>; 628317bf653SNate Case #size-cells = <2>; 629317bf653SNate Case #address-cells = <3>; 630317bf653SNate Case device_type = "pci"; 631317bf653SNate Case ranges = <0x2000000 0x0 0x80000000 632317bf653SNate Case 0x2000000 0x0 0x80000000 633317bf653SNate Case 0x0 0x40000000 634317bf653SNate Case 635317bf653SNate Case 0x1000000 0x0 0x0 636317bf653SNate Case 0x1000000 0x0 0x0 637317bf653SNate Case 0x0 0x100000>; 638317bf653SNate Case }; 639317bf653SNate Case }; 640317bf653SNate Case}; 641