1873e65bcSThomas Gleixner// SPDX-License-Identifier: GPL-2.0-only
29065762eSGeoff Levand/*
39065762eSGeoff Levand *  PS3 Game Console device tree.
49065762eSGeoff Levand *
59065762eSGeoff Levand *  Copyright (C) 2007 Sony Computer Entertainment Inc.
69065762eSGeoff Levand *  Copyright 2007 Sony Corp.
79065762eSGeoff Levand */
89065762eSGeoff Levand
971f34979SDavid Gibson/dts-v1/;
1071f34979SDavid Gibson
119065762eSGeoff Levand/ {
129065762eSGeoff Levand	model = "SonyPS3";
139065762eSGeoff Levand	compatible = "sony,ps3";
149065762eSGeoff Levand	#size-cells = <2>;
159065762eSGeoff Levand	#address-cells = <2>;
169065762eSGeoff Levand
179065762eSGeoff Levand	chosen {
189065762eSGeoff Levand	};
199065762eSGeoff Levand
209065762eSGeoff Levand	/*
219065762eSGeoff Levand	 * We'll get the size of the bootmem block from lv1 after startup,
229065762eSGeoff Levand	 * so we'll put a null entry here.
239065762eSGeoff Levand	 */
249065762eSGeoff Levand
259065762eSGeoff Levand	memory {
269065762eSGeoff Levand		device_type = "memory";
2771f34979SDavid Gibson		reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
289065762eSGeoff Levand	};
299065762eSGeoff Levand
309065762eSGeoff Levand	/*
319065762eSGeoff Levand	 * The boot cpu is always zero for PS3.
329065762eSGeoff Levand	 *
339065762eSGeoff Levand	 * dtc expects a clock-frequency and timebase-frequency entries, so
349065762eSGeoff Levand	 * we'll put a null entries here.  These will be initialized after
359065762eSGeoff Levand	 * startup with data from lv1.
369065762eSGeoff Levand	 *
379065762eSGeoff Levand	 * Seems the only way currently to indicate a processor has multiple
389065762eSGeoff Levand	 * threads is with an ibm,ppc-interrupt-server#s entry.  We'll put one
399065762eSGeoff Levand	 * here so we can bring up both of ours.  See smp_setup_cpu_maps().
409065762eSGeoff Levand	 */
419065762eSGeoff Levand
429065762eSGeoff Levand	cpus {
439065762eSGeoff Levand		#size-cells = <0>;
449065762eSGeoff Levand		#address-cells = <1>;
459065762eSGeoff Levand
469065762eSGeoff Levand		cpu@0 {
479065762eSGeoff Levand			device_type = "cpu";
4871f34979SDavid Gibson			reg = <0x00000000>;
4971f34979SDavid Gibson			ibm,ppc-interrupt-server#s = <0x0 0x1>;
509065762eSGeoff Levand			clock-frequency = <0>;
519065762eSGeoff Levand			timebase-frequency = <0>;
5271f34979SDavid Gibson			i-cache-size = <32768>;
5371f34979SDavid Gibson			d-cache-size = <32768>;
5471f34979SDavid Gibson			i-cache-line-size = <128>;
5571f34979SDavid Gibson			d-cache-line-size = <128>;
569065762eSGeoff Levand		};
579065762eSGeoff Levand	};
589065762eSGeoff Levand};
59