12874c5fdSThomas Gleixner// SPDX-License-Identifier: GPL-2.0-or-later
2dc37374bSHongtao Jia/*
3dc37374bSHongtao Jia * MPC8572 DS Device Tree Source
4dc37374bSHongtao Jia *
5dc37374bSHongtao Jia * Copyright 2007-2009 Freescale Semiconductor Inc.
6dc37374bSHongtao Jia */
7dc37374bSHongtao Jia
8dc37374bSHongtao Jia/include/ "mpc8572si-pre.dtsi"
9dc37374bSHongtao Jia
10dc37374bSHongtao Jia/ {
11dc37374bSHongtao Jia	model = "fsl,MPC8572DS";
12dc37374bSHongtao Jia	compatible = "fsl,MPC8572DS";
13dc37374bSHongtao Jia
14dc37374bSHongtao Jia	memory {
15dc37374bSHongtao Jia		device_type = "memory";
16dc37374bSHongtao Jia	};
17dc37374bSHongtao Jia
18dc37374bSHongtao Jia	board_lbc: lbc: localbus@ffe05000 {
19dc37374bSHongtao Jia		reg = <0 0xffe05000 0 0x1000>;
20dc37374bSHongtao Jia
21dc37374bSHongtao Jia		ranges = <0x0 0x0 0x0 0xe8000000 0x08000000
22dc37374bSHongtao Jia			  0x1 0x0 0x0 0xe0000000 0x08000000
23dc37374bSHongtao Jia			  0x2 0x0 0x0 0xffa00000 0x00040000
24dc37374bSHongtao Jia			  0x3 0x0 0x0 0xffdf0000 0x00008000
25dc37374bSHongtao Jia			  0x4 0x0 0x0 0xffa40000 0x00040000
26dc37374bSHongtao Jia			  0x5 0x0 0x0 0xffa80000 0x00040000
27dc37374bSHongtao Jia			  0x6 0x0 0x0 0xffac0000 0x00040000>;
28dc37374bSHongtao Jia	};
29dc37374bSHongtao Jia
30dc37374bSHongtao Jia	board_soc: soc: soc8572@ffe00000 {
31dc37374bSHongtao Jia		ranges = <0x0 0 0xffe00000 0x100000>;
32dc37374bSHongtao Jia	};
33dc37374bSHongtao Jia
34dc37374bSHongtao Jia	board_pci0: pci0: pcie@ffe08000 {
35dc37374bSHongtao Jia		reg = <0 0xffe08000 0 0x1000>;
36dc37374bSHongtao Jia		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
37dc37374bSHongtao Jia			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x00010000>;
38dc37374bSHongtao Jia		pcie@0 {
39dc37374bSHongtao Jia			ranges = <0x2000000 0x0 0x80000000
40dc37374bSHongtao Jia				  0x2000000 0x0 0x80000000
41dc37374bSHongtao Jia				  0x0 0x20000000
42dc37374bSHongtao Jia
43dc37374bSHongtao Jia				  0x1000000 0x0 0x0
44dc37374bSHongtao Jia				  0x1000000 0x0 0x0
45dc37374bSHongtao Jia				  0x0 0x10000>;
46dc37374bSHongtao Jia		};
47dc37374bSHongtao Jia	};
48dc37374bSHongtao Jia
49dc37374bSHongtao Jia	pci1: pcie@ffe09000 {
50dc37374bSHongtao Jia		reg = <0 0xffe09000 0 0x1000>;
51dc37374bSHongtao Jia		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
52dc37374bSHongtao Jia			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x00010000>;
53dc37374bSHongtao Jia		pcie@0 {
54dc37374bSHongtao Jia			ranges = <0x2000000 0x0 0xa0000000
55dc37374bSHongtao Jia				  0x2000000 0x0 0xa0000000
56dc37374bSHongtao Jia				  0x0 0x20000000
57dc37374bSHongtao Jia
58dc37374bSHongtao Jia				  0x1000000 0x0 0x0
59dc37374bSHongtao Jia				  0x1000000 0x0 0x0
60dc37374bSHongtao Jia				  0x0 0x10000>;
61dc37374bSHongtao Jia		};
62dc37374bSHongtao Jia	};
63dc37374bSHongtao Jia
64dc37374bSHongtao Jia	pci2: pcie@ffe0a000 {
65dc37374bSHongtao Jia		reg = <0 0xffe0a000 0 0x1000>;
66dc37374bSHongtao Jia		ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
67dc37374bSHongtao Jia			  0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x00010000>;
68dc37374bSHongtao Jia		pcie@0 {
69dc37374bSHongtao Jia			ranges = <0x2000000 0x0 0xc0000000
70dc37374bSHongtao Jia				  0x2000000 0x0 0xc0000000
71dc37374bSHongtao Jia				  0x0 0x20000000
72dc37374bSHongtao Jia
73dc37374bSHongtao Jia				  0x1000000 0x0 0x0
74dc37374bSHongtao Jia				  0x1000000 0x0 0x0
75dc37374bSHongtao Jia				  0x0 0x10000>;
76dc37374bSHongtao Jia		};
77dc37374bSHongtao Jia	};
78dc37374bSHongtao Jia};
79dc37374bSHongtao Jia
80dc37374bSHongtao Jia/*
81dc37374bSHongtao Jia * mpc8572ds.dtsi must be last to ensure board_pci0 overrides pci0 settings
82dc37374bSHongtao Jia * for interrupt-map & interrupt-map-mask
83dc37374bSHongtao Jia */
84dc37374bSHongtao Jia
85dc37374bSHongtao Jia/include/ "mpc8572si-post.dtsi"
86dc37374bSHongtao Jia/include/ "mpc8572ds.dtsi"
87