1e9ee2924SVictor Gallardo/* 2e9ee2924SVictor Gallardo * Device Tree Source for AMCC Arches (dual 460GT board) 3e9ee2924SVictor Gallardo * 4e9ee2924SVictor Gallardo * (C) Copyright 2008 Applied Micro Circuits Corporation 5e9ee2924SVictor Gallardo * Victor Gallardo <vgallardo@amcc.com> 6e9ee2924SVictor Gallardo * Adam Graham <agraham@amcc.com> 7e9ee2924SVictor Gallardo * 8e9ee2924SVictor Gallardo * Based on the glacier.dts file 9e9ee2924SVictor Gallardo * Stefan Roese <sr@denx.de> 10e9ee2924SVictor Gallardo * Copyright 2008 DENX Software Engineering 11e9ee2924SVictor Gallardo * 12e9ee2924SVictor Gallardo * See file CREDITS for list of people who contributed to this 13e9ee2924SVictor Gallardo * project. 14e9ee2924SVictor Gallardo * 15e9ee2924SVictor Gallardo * This program is free software; you can redistribute it and/or 16e9ee2924SVictor Gallardo * modify it under the terms of the GNU General Public License as 17e9ee2924SVictor Gallardo * published by the Free Software Foundation; either version 2 of 18e9ee2924SVictor Gallardo * the License, or (at your option) any later version. 19e9ee2924SVictor Gallardo * 20e9ee2924SVictor Gallardo * This program is distributed in the hope that it will be useful, 21e9ee2924SVictor Gallardo * but WITHOUT ANY WARRANTY; without even the implied warranty of 22e9ee2924SVictor Gallardo * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 23e9ee2924SVictor Gallardo * GNU General Public License for more details. 24e9ee2924SVictor Gallardo * 25e9ee2924SVictor Gallardo * You should have received a copy of the GNU General Public License 26e9ee2924SVictor Gallardo * along with this program; if not, write to the Free Software 27e9ee2924SVictor Gallardo * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 28e9ee2924SVictor Gallardo * MA 02111-1307 USA 29e9ee2924SVictor Gallardo */ 30e9ee2924SVictor Gallardo 31e9ee2924SVictor Gallardo/dts-v1/; 32e9ee2924SVictor Gallardo 33e9ee2924SVictor Gallardo/ { 34e9ee2924SVictor Gallardo #address-cells = <2>; 35e9ee2924SVictor Gallardo #size-cells = <1>; 36e9ee2924SVictor Gallardo model = "amcc,arches"; 37e9ee2924SVictor Gallardo compatible = "amcc,arches"; 38e9ee2924SVictor Gallardo dcr-parent = <&{/cpus/cpu@0}>; 39e9ee2924SVictor Gallardo 40e9ee2924SVictor Gallardo aliases { 41e9ee2924SVictor Gallardo ethernet0 = &EMAC0; 42e9ee2924SVictor Gallardo ethernet1 = &EMAC1; 43e9ee2924SVictor Gallardo ethernet2 = &EMAC2; 44e9ee2924SVictor Gallardo serial0 = &UART0; 45e9ee2924SVictor Gallardo }; 46e9ee2924SVictor Gallardo 47e9ee2924SVictor Gallardo cpus { 48e9ee2924SVictor Gallardo #address-cells = <1>; 49e9ee2924SVictor Gallardo #size-cells = <0>; 50e9ee2924SVictor Gallardo 51e9ee2924SVictor Gallardo cpu@0 { 52e9ee2924SVictor Gallardo device_type = "cpu"; 53e9ee2924SVictor Gallardo model = "PowerPC,460GT"; 54e9ee2924SVictor Gallardo reg = <0x00000000>; 55e9ee2924SVictor Gallardo clock-frequency = <0>; /* Filled in by U-Boot */ 56e9ee2924SVictor Gallardo timebase-frequency = <0>; /* Filled in by U-Boot */ 57e9ee2924SVictor Gallardo i-cache-line-size = <32>; 58e9ee2924SVictor Gallardo d-cache-line-size = <32>; 59e9ee2924SVictor Gallardo i-cache-size = <32768>; 60e9ee2924SVictor Gallardo d-cache-size = <32768>; 61e9ee2924SVictor Gallardo dcr-controller; 62e9ee2924SVictor Gallardo dcr-access-method = "native"; 636f57518cSStefan Roese next-level-cache = <&L2C0>; 64e9ee2924SVictor Gallardo }; 65e9ee2924SVictor Gallardo }; 66e9ee2924SVictor Gallardo 67e9ee2924SVictor Gallardo memory { 68e9ee2924SVictor Gallardo device_type = "memory"; 69e9ee2924SVictor Gallardo reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */ 70e9ee2924SVictor Gallardo }; 71e9ee2924SVictor Gallardo 72e9ee2924SVictor Gallardo UIC0: interrupt-controller0 { 73e9ee2924SVictor Gallardo compatible = "ibm,uic-460gt","ibm,uic"; 74e9ee2924SVictor Gallardo interrupt-controller; 75e9ee2924SVictor Gallardo cell-index = <0>; 76e9ee2924SVictor Gallardo dcr-reg = <0x0c0 0x009>; 77e9ee2924SVictor Gallardo #address-cells = <0>; 78e9ee2924SVictor Gallardo #size-cells = <0>; 79e9ee2924SVictor Gallardo #interrupt-cells = <2>; 80e9ee2924SVictor Gallardo }; 81e9ee2924SVictor Gallardo 82e9ee2924SVictor Gallardo UIC1: interrupt-controller1 { 83e9ee2924SVictor Gallardo compatible = "ibm,uic-460gt","ibm,uic"; 84e9ee2924SVictor Gallardo interrupt-controller; 85e9ee2924SVictor Gallardo cell-index = <1>; 86e9ee2924SVictor Gallardo dcr-reg = <0x0d0 0x009>; 87e9ee2924SVictor Gallardo #address-cells = <0>; 88e9ee2924SVictor Gallardo #size-cells = <0>; 89e9ee2924SVictor Gallardo #interrupt-cells = <2>; 90e9ee2924SVictor Gallardo interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */ 91e9ee2924SVictor Gallardo interrupt-parent = <&UIC0>; 92e9ee2924SVictor Gallardo }; 93e9ee2924SVictor Gallardo 94e9ee2924SVictor Gallardo UIC2: interrupt-controller2 { 95e9ee2924SVictor Gallardo compatible = "ibm,uic-460gt","ibm,uic"; 96e9ee2924SVictor Gallardo interrupt-controller; 97e9ee2924SVictor Gallardo cell-index = <2>; 98e9ee2924SVictor Gallardo dcr-reg = <0x0e0 0x009>; 99e9ee2924SVictor Gallardo #address-cells = <0>; 100e9ee2924SVictor Gallardo #size-cells = <0>; 101e9ee2924SVictor Gallardo #interrupt-cells = <2>; 102e9ee2924SVictor Gallardo interrupts = <0xa 0x4 0xb 0x4>; /* cascade */ 103e9ee2924SVictor Gallardo interrupt-parent = <&UIC0>; 104e9ee2924SVictor Gallardo }; 105e9ee2924SVictor Gallardo 106e9ee2924SVictor Gallardo UIC3: interrupt-controller3 { 107e9ee2924SVictor Gallardo compatible = "ibm,uic-460gt","ibm,uic"; 108e9ee2924SVictor Gallardo interrupt-controller; 109e9ee2924SVictor Gallardo cell-index = <3>; 110e9ee2924SVictor Gallardo dcr-reg = <0x0f0 0x009>; 111e9ee2924SVictor Gallardo #address-cells = <0>; 112e9ee2924SVictor Gallardo #size-cells = <0>; 113e9ee2924SVictor Gallardo #interrupt-cells = <2>; 114e9ee2924SVictor Gallardo interrupts = <0x10 0x4 0x11 0x4>; /* cascade */ 115e9ee2924SVictor Gallardo interrupt-parent = <&UIC0>; 116e9ee2924SVictor Gallardo }; 117e9ee2924SVictor Gallardo 118e9ee2924SVictor Gallardo SDR0: sdr { 119e9ee2924SVictor Gallardo compatible = "ibm,sdr-460gt"; 120e9ee2924SVictor Gallardo dcr-reg = <0x00e 0x002>; 121e9ee2924SVictor Gallardo }; 122e9ee2924SVictor Gallardo 123e9ee2924SVictor Gallardo CPR0: cpr { 124e9ee2924SVictor Gallardo compatible = "ibm,cpr-460gt"; 125e9ee2924SVictor Gallardo dcr-reg = <0x00c 0x002>; 126e9ee2924SVictor Gallardo }; 127e9ee2924SVictor Gallardo 128f661be6cSStefan Roese L2C0: l2c { 129f661be6cSStefan Roese compatible = "ibm,l2-cache-460gt", "ibm,l2-cache"; 130f661be6cSStefan Roese dcr-reg = <0x020 0x008 /* Internal SRAM DCR's */ 131f661be6cSStefan Roese 0x030 0x008>; /* L2 cache DCR's */ 132f661be6cSStefan Roese cache-line-size = <32>; /* 32 bytes */ 133f661be6cSStefan Roese cache-size = <262144>; /* L2, 256K */ 134f661be6cSStefan Roese interrupt-parent = <&UIC1>; 135f661be6cSStefan Roese interrupts = <11 1>; 136f661be6cSStefan Roese }; 137f661be6cSStefan Roese 138e9ee2924SVictor Gallardo plb { 139e9ee2924SVictor Gallardo compatible = "ibm,plb-460gt", "ibm,plb4"; 140e9ee2924SVictor Gallardo #address-cells = <2>; 141e9ee2924SVictor Gallardo #size-cells = <1>; 142e9ee2924SVictor Gallardo ranges; 143e9ee2924SVictor Gallardo clock-frequency = <0>; /* Filled in by U-Boot */ 144e9ee2924SVictor Gallardo 145e9ee2924SVictor Gallardo SDRAM0: sdram { 146e9ee2924SVictor Gallardo compatible = "ibm,sdram-460gt", "ibm,sdram-405gp"; 147e9ee2924SVictor Gallardo dcr-reg = <0x010 0x002>; 148e9ee2924SVictor Gallardo }; 149e9ee2924SVictor Gallardo 1506f57518cSStefan Roese CRYPTO: crypto@180000 { 1516f57518cSStefan Roese compatible = "amcc,ppc460gt-crypto", "amcc,ppc4xx-crypto"; 1526f57518cSStefan Roese reg = <4 0x00180000 0x80400>; 1536f57518cSStefan Roese interrupt-parent = <&UIC0>; 1546f57518cSStefan Roese interrupts = <0x1d 0x4>; 1556f57518cSStefan Roese }; 1566f57518cSStefan Roese 157e9ee2924SVictor Gallardo MAL0: mcmal { 158e9ee2924SVictor Gallardo compatible = "ibm,mcmal-460gt", "ibm,mcmal2"; 159e9ee2924SVictor Gallardo dcr-reg = <0x180 0x062>; 160e9ee2924SVictor Gallardo num-tx-chans = <3>; 161e9ee2924SVictor Gallardo num-rx-chans = <24>; 162e9ee2924SVictor Gallardo #address-cells = <0>; 163e9ee2924SVictor Gallardo #size-cells = <0>; 164e9ee2924SVictor Gallardo interrupt-parent = <&UIC2>; 165e9ee2924SVictor Gallardo interrupts = < /*TXEOB*/ 0x6 0x4 166e9ee2924SVictor Gallardo /*RXEOB*/ 0x7 0x4 167e9ee2924SVictor Gallardo /*SERR*/ 0x3 0x4 168e9ee2924SVictor Gallardo /*TXDE*/ 0x4 0x4 169e9ee2924SVictor Gallardo /*RXDE*/ 0x5 0x4>; 170e9ee2924SVictor Gallardo desc-base-addr-high = <0x8>; 171e9ee2924SVictor Gallardo }; 172e9ee2924SVictor Gallardo 173e9ee2924SVictor Gallardo POB0: opb { 174e9ee2924SVictor Gallardo compatible = "ibm,opb-460gt", "ibm,opb"; 175e9ee2924SVictor Gallardo #address-cells = <1>; 176e9ee2924SVictor Gallardo #size-cells = <1>; 177e9ee2924SVictor Gallardo ranges = <0xb0000000 0x00000004 0xb0000000 0x50000000>; 178e9ee2924SVictor Gallardo clock-frequency = <0>; /* Filled in by U-Boot */ 179e9ee2924SVictor Gallardo 180e9ee2924SVictor Gallardo EBC0: ebc { 181e9ee2924SVictor Gallardo compatible = "ibm,ebc-460gt", "ibm,ebc"; 182e9ee2924SVictor Gallardo dcr-reg = <0x012 0x002>; 183e9ee2924SVictor Gallardo #address-cells = <2>; 184e9ee2924SVictor Gallardo #size-cells = <1>; 185e9ee2924SVictor Gallardo clock-frequency = <0>; /* Filled in by U-Boot */ 186e9ee2924SVictor Gallardo /* ranges property is supplied by U-Boot */ 187e9ee2924SVictor Gallardo interrupts = <0x6 0x4>; 188e9ee2924SVictor Gallardo interrupt-parent = <&UIC1>; 189f661be6cSStefan Roese 190f661be6cSStefan Roese nor_flash@0,0 { 191f661be6cSStefan Roese compatible = "amd,s29gl256n", "cfi-flash"; 192f661be6cSStefan Roese bank-width = <2>; 193f661be6cSStefan Roese reg = <0x00000000 0x00000000 0x02000000>; 194f661be6cSStefan Roese #address-cells = <1>; 195f661be6cSStefan Roese #size-cells = <1>; 196f661be6cSStefan Roese partition@0 { 197f661be6cSStefan Roese label = "kernel"; 198f661be6cSStefan Roese reg = <0x00000000 0x001e0000>; 199f661be6cSStefan Roese }; 200f661be6cSStefan Roese partition@1e0000 { 201f661be6cSStefan Roese label = "dtb"; 202f661be6cSStefan Roese reg = <0x001e0000 0x00020000>; 203f661be6cSStefan Roese }; 204f661be6cSStefan Roese partition@200000 { 205f661be6cSStefan Roese label = "root"; 206f661be6cSStefan Roese reg = <0x00200000 0x00200000>; 207f661be6cSStefan Roese }; 208f661be6cSStefan Roese partition@400000 { 209f661be6cSStefan Roese label = "user"; 210f661be6cSStefan Roese reg = <0x00400000 0x01b60000>; 211f661be6cSStefan Roese }; 212f661be6cSStefan Roese partition@1f60000 { 213f661be6cSStefan Roese label = "env"; 214f661be6cSStefan Roese reg = <0x01f60000 0x00040000>; 215f661be6cSStefan Roese }; 216f661be6cSStefan Roese partition@1fa0000 { 217f661be6cSStefan Roese label = "u-boot"; 218f661be6cSStefan Roese reg = <0x01fa0000 0x00060000>; 219f661be6cSStefan Roese }; 220f661be6cSStefan Roese }; 221e9ee2924SVictor Gallardo }; 222e9ee2924SVictor Gallardo 223e9ee2924SVictor Gallardo UART0: serial@ef600300 { 224e9ee2924SVictor Gallardo device_type = "serial"; 225e9ee2924SVictor Gallardo compatible = "ns16550"; 226e9ee2924SVictor Gallardo reg = <0xef600300 0x00000008>; 227e9ee2924SVictor Gallardo virtual-reg = <0xef600300>; 228e9ee2924SVictor Gallardo clock-frequency = <0>; /* Filled in by U-Boot */ 229e9ee2924SVictor Gallardo current-speed = <0>; /* Filled in by U-Boot */ 230e9ee2924SVictor Gallardo interrupt-parent = <&UIC1>; 231e9ee2924SVictor Gallardo interrupts = <0x1 0x4>; 232e9ee2924SVictor Gallardo }; 233e9ee2924SVictor Gallardo 234e9ee2924SVictor Gallardo IIC0: i2c@ef600700 { 235e9ee2924SVictor Gallardo compatible = "ibm,iic-460gt", "ibm,iic"; 236e9ee2924SVictor Gallardo reg = <0xef600700 0x00000014>; 237e9ee2924SVictor Gallardo interrupt-parent = <&UIC0>; 238e9ee2924SVictor Gallardo interrupts = <0x2 0x4>; 239f661be6cSStefan Roese #address-cells = <1>; 240f661be6cSStefan Roese #size-cells = <0>; 241f661be6cSStefan Roese sttm@4a { 242f661be6cSStefan Roese compatible = "ad,ad7414"; 243f661be6cSStefan Roese reg = <0x4a>; 244f661be6cSStefan Roese interrupt-parent = <&UIC1>; 245f661be6cSStefan Roese interrupts = <0x0 0x8>; 246f661be6cSStefan Roese }; 247e9ee2924SVictor Gallardo }; 248e9ee2924SVictor Gallardo 249e9ee2924SVictor Gallardo IIC1: i2c@ef600800 { 250e9ee2924SVictor Gallardo compatible = "ibm,iic-460gt", "ibm,iic"; 251e9ee2924SVictor Gallardo reg = <0xef600800 0x00000014>; 252e9ee2924SVictor Gallardo interrupt-parent = <&UIC0>; 253e9ee2924SVictor Gallardo interrupts = <0x3 0x4>; 254e9ee2924SVictor Gallardo }; 255e9ee2924SVictor Gallardo 256e9ee2924SVictor Gallardo TAH0: emac-tah@ef601350 { 257e9ee2924SVictor Gallardo compatible = "ibm,tah-460gt", "ibm,tah"; 258e9ee2924SVictor Gallardo reg = <0xef601350 0x00000030>; 259e9ee2924SVictor Gallardo }; 260e9ee2924SVictor Gallardo 261e9ee2924SVictor Gallardo TAH1: emac-tah@ef601450 { 262e9ee2924SVictor Gallardo compatible = "ibm,tah-460gt", "ibm,tah"; 263e9ee2924SVictor Gallardo reg = <0xef601450 0x00000030>; 264e9ee2924SVictor Gallardo }; 265e9ee2924SVictor Gallardo 266e9ee2924SVictor Gallardo EMAC0: ethernet@ef600e00 { 267e9ee2924SVictor Gallardo device_type = "network"; 268e9ee2924SVictor Gallardo compatible = "ibm,emac-460gt", "ibm,emac4sync"; 269e9ee2924SVictor Gallardo interrupt-parent = <&EMAC0>; 270e9ee2924SVictor Gallardo interrupts = <0x0 0x1>; 271e9ee2924SVictor Gallardo #interrupt-cells = <1>; 272e9ee2924SVictor Gallardo #address-cells = <0>; 273e9ee2924SVictor Gallardo #size-cells = <0>; 274e9ee2924SVictor Gallardo interrupt-map = </*Status*/ 0x0 &UIC2 0x10 0x4 275e9ee2924SVictor Gallardo /*Wake*/ 0x1 &UIC2 0x14 0x4>; 276e9ee2924SVictor Gallardo reg = <0xef600e00 0x000000c4>; 277e9ee2924SVictor Gallardo local-mac-address = [000000000000]; /* Filled in by U-Boot */ 278e9ee2924SVictor Gallardo mal-device = <&MAL0>; 279e9ee2924SVictor Gallardo mal-tx-channel = <0>; 280e9ee2924SVictor Gallardo mal-rx-channel = <0>; 281e9ee2924SVictor Gallardo cell-index = <0>; 282e9ee2924SVictor Gallardo max-frame-size = <9000>; 283e9ee2924SVictor Gallardo rx-fifo-size = <4096>; 284e9ee2924SVictor Gallardo tx-fifo-size = <2048>; 2856f57518cSStefan Roese rx-fifo-size-gige = <16384>; 286e9ee2924SVictor Gallardo phy-mode = "sgmii"; 287e9ee2924SVictor Gallardo phy-map = <0xffffffff>; 288e9ee2924SVictor Gallardo gpcs-address = <0x0000000a>; 289e9ee2924SVictor Gallardo tah-device = <&TAH0>; 290e9ee2924SVictor Gallardo tah-channel = <0>; 291e9ee2924SVictor Gallardo has-inverted-stacr-oc; 292e9ee2924SVictor Gallardo has-new-stacr-staopc; 293e9ee2924SVictor Gallardo }; 294e9ee2924SVictor Gallardo 295e9ee2924SVictor Gallardo EMAC1: ethernet@ef600f00 { 296e9ee2924SVictor Gallardo device_type = "network"; 297e9ee2924SVictor Gallardo compatible = "ibm,emac-460gt", "ibm,emac4sync"; 298e9ee2924SVictor Gallardo interrupt-parent = <&EMAC1>; 299e9ee2924SVictor Gallardo interrupts = <0x0 0x1>; 300e9ee2924SVictor Gallardo #interrupt-cells = <1>; 301e9ee2924SVictor Gallardo #address-cells = <0>; 302e9ee2924SVictor Gallardo #size-cells = <0>; 303e9ee2924SVictor Gallardo interrupt-map = </*Status*/ 0x0 &UIC2 0x11 0x4 304e9ee2924SVictor Gallardo /*Wake*/ 0x1 &UIC2 0x15 0x4>; 305e9ee2924SVictor Gallardo reg = <0xef600f00 0x000000c4>; 306e9ee2924SVictor Gallardo local-mac-address = [000000000000]; /* Filled in by U-Boot */ 307e9ee2924SVictor Gallardo mal-device = <&MAL0>; 308e9ee2924SVictor Gallardo mal-tx-channel = <1>; 309e9ee2924SVictor Gallardo mal-rx-channel = <8>; 310e9ee2924SVictor Gallardo cell-index = <1>; 311e9ee2924SVictor Gallardo max-frame-size = <9000>; 312e9ee2924SVictor Gallardo rx-fifo-size = <4096>; 313e9ee2924SVictor Gallardo tx-fifo-size = <2048>; 3146f57518cSStefan Roese rx-fifo-size-gige = <16384>; 315e9ee2924SVictor Gallardo phy-mode = "sgmii"; 316e9ee2924SVictor Gallardo phy-map = <0x00000000>; 317e9ee2924SVictor Gallardo gpcs-address = <0x0000000b>; 318e9ee2924SVictor Gallardo tah-device = <&TAH1>; 319e9ee2924SVictor Gallardo tah-channel = <1>; 320e9ee2924SVictor Gallardo has-inverted-stacr-oc; 321e9ee2924SVictor Gallardo has-new-stacr-staopc; 322e9ee2924SVictor Gallardo mdio-device = <&EMAC0>; 323e9ee2924SVictor Gallardo }; 324e9ee2924SVictor Gallardo 325e9ee2924SVictor Gallardo EMAC2: ethernet@ef601100 { 326e9ee2924SVictor Gallardo device_type = "network"; 327e9ee2924SVictor Gallardo compatible = "ibm,emac-460gt", "ibm,emac4sync"; 328e9ee2924SVictor Gallardo interrupt-parent = <&EMAC2>; 329e9ee2924SVictor Gallardo interrupts = <0x0 0x1>; 330e9ee2924SVictor Gallardo #interrupt-cells = <1>; 331e9ee2924SVictor Gallardo #address-cells = <0>; 332e9ee2924SVictor Gallardo #size-cells = <0>; 333e9ee2924SVictor Gallardo interrupt-map = </*Status*/ 0x0 &UIC2 0x12 0x4 334e9ee2924SVictor Gallardo /*Wake*/ 0x1 &UIC2 0x16 0x4>; 335e9ee2924SVictor Gallardo reg = <0xef601100 0x000000c4>; 336e9ee2924SVictor Gallardo local-mac-address = [000000000000]; /* Filled in by U-Boot */ 337e9ee2924SVictor Gallardo mal-device = <&MAL0>; 338e9ee2924SVictor Gallardo mal-tx-channel = <2>; 339e9ee2924SVictor Gallardo mal-rx-channel = <16>; 340e9ee2924SVictor Gallardo cell-index = <2>; 341e9ee2924SVictor Gallardo max-frame-size = <9000>; 342e9ee2924SVictor Gallardo rx-fifo-size = <4096>; 343e9ee2924SVictor Gallardo tx-fifo-size = <2048>; 3446f57518cSStefan Roese rx-fifo-size-gige = <16384>; 3456f57518cSStefan Roese tx-fifo-size-gige = <16384>; /* emac2&3 only */ 346e9ee2924SVictor Gallardo phy-mode = "sgmii"; 347e9ee2924SVictor Gallardo phy-map = <0x00000001>; 348e9ee2924SVictor Gallardo gpcs-address = <0x0000000C>; 349e9ee2924SVictor Gallardo has-inverted-stacr-oc; 350e9ee2924SVictor Gallardo has-new-stacr-staopc; 351e9ee2924SVictor Gallardo mdio-device = <&EMAC0>; 352e9ee2924SVictor Gallardo }; 353e9ee2924SVictor Gallardo }; 354e9ee2924SVictor Gallardo }; 355e9ee2924SVictor Gallardo}; 356